A 0.1-5GHz Dual-VCO Software-Defined ΣΔ Frequency Synthesizer in 45nm Digital CMOS

被引：0

作者：

Nuzzo, Pierluigi ^{[1
]}

Vengattaramane, Kameswaran ^{[1
,2
]}

Ingels, Mark ^{[1
]}

Giannini, Vito ^{[1
]}

Steyaert, Michiel ^{[2
]}

Craninckx, Jan ^{[1
]}

机构：

[1] IMEC, NES Wireless, Kapeldreef 75, B-3001 Louvain, Belgium

[2] Katholieke Univ Leuven, Louvain, Belgium

来源：

RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM | 2009年

关键词：

software-defined radio; phase locked loops; voltage controlled oscillators; programmable dividers;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A wide-band frequency synthesizer architecture for software defined radio applications is presented, based on a dual-VCO Sigma Delta phase locked loop (PLL), with a wide-range modulus programmable divider. The design combines high flexibility to cover several wireless standards, with a scalable implementation, exploiting the capabilities of advanced digital technologies at reduced area costs. The prototype in 1.1-V 45-nm digital CMOS achieves a 4.3 to 10GHz PILL tuning range, with programmable K-VCO, bandwidth, between 110 and 320 KHz, and current consumption, ranging from 20 to 29 mA. Measured phase noise is -122dBc/Hz at 2-MHz offset front a 7.2GHz carrier.

引用

页码：287 / +

页数：2

共 50 条

[1] A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS
Giannini, Vito
Nuzzo, Pierluigi
Soens, Charlotte
Vengattaramane, Kameswaran
Ryckaert, Julien
Goffioul, Michael
Debaillie, Bjorn
Borremans, Jonathan
Van Driessche, Joris
Craninckx, Jan
Ingels, Mark
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3486 - 3498
[2] A 0.4-6-GHz Frequency Synthesizer Using Dual-Mode VCO for Software-Defined Radio
Zhou, Jin
Li, Wei
Huang, Deping
Lian, Chen
Li, Ning
Ren, Junyan
Chen, Jinghong
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (02) : 848 - 859
[3] A 0.1-5GHz Flexible SDR Receiver in 65nm CMOS
Zhang, Xinwang
Xu, Yang
Liu, Bingqiao
Yu, Qian
Han, Siyang
Liu, Qiongbing
Zhang, Zehong
Gao, Yanqiang
Wang, Zhihua
Chi, Baoyong
2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 249 - 252
[4] A 21-to-54.5GHz Transformer-Coupled Varactorless 45nm CMOS VCO
Saberi, Shadi
Paramesh, Jeyanandh
2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
[5] A beyond 60GHz Cross-Coupled Fundamental VCO in 45nm CMOS
Katz, Alex
Degani, Ofir
Shacham-Diamand, Yosi
Socher, Eran
IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
[6] A Dual-Mode VCO based Low-Power Synthesizer with Optimized Automatic Frequency Calibration for Software-Defined Radio
Zhou, Jin
Li, Wei
Huang, Deping
Lian, Chen
Li, Ning
Ren, Junyan
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1145 - 1148
[7] A 0.1-5GHz SDR Transmitter with Dual-Mode Power Amplifier and Digital-Assisted I/Q Imbalance Calibration in 65nm CMOS
Yin, Yun
Chi, Baoyong
Yu, Qian
Liu, Bingqiao
Wang, Zhihua
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 205 - 208
[8] A 8.1 mW 0.1∼2 GHz inductorless CMOS LNTA for software-defined radio applications
Guo Benqing
Chen Jun
Wang Yao
Jin Haiyan
Wen Guangjun
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[9] A 0.1-to-5 GHz Wideband AL Fractional-N Frequency Synthesizer for Software -Defined Radio Application
Zhang, Zhao
Yang, Jincheng
Liu, Liyuan
Feng, Peng
Liu, Jian
Wu, Nanjian
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1570 - 1572
[10] 0.1-5 GHz wideband Δσ fractional-N frequency synthesiser for software-defined radio application
Zhang, Zhao
Yang, Jincheng
Liu, Liyuan
Qi, Nan
Feng, Peng
Liu, Jian
Wu, Nanjian
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 1071 - 1077

← 1 2 3 4 5 →