The VLSI implementation of multistage decimation filter

被引：0
|
作者：
Yang, G [1 ]
Lin, ZH [1 ]
机构：
[1] Shanghai Jiao Tong Univ, VLSI Res Inst, Shanghai 200030, Peoples R China
来源：
PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS | 1999年
关键词：
comb filter; half-band filter; cannonic signed digit encoding (CSD); nest multiplication;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
This paper presents a ROM programmable implementation of multistage decimation filter which is used in Sigma Delta ADC. Comb filter is adopted as the first stage filter.. Adders and subtracter are used to implement it. The last four times decimation is achieved by two half-band filters and a droop-correct FIR. The ALU performs all the arithmetic needed to implement these filters. The control words are stored in ROM. By programming the ROM coefficient, it can act as different kinds of filters. CSD coding technique, nested multiplication and RAM sub partition technique is adopted.
引用
收藏
页码：598 / 602
页数：3
相关论文
共 50 条
  • [11] Single flux quantum counting sinc filter with multistage decimation structure
    Hasegawa, H
    Hashimoto, T
    Nagasawa, S
    Suzuki, H
    Miyahara, K
    Enomoto, Y
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2002, 15 (01): : 161 - 164
  • [12] Poly-phase Decimation Filter Implementation in VHDL
    Kekrt, Daniel
    Klima, Milos
    Podgorny, Radek
    Bohac, Leos
    12TH INTERNATIONAL CONFERENCE ON RESEARCH IN TELECOMMUNICATION TECHNOLOGIES (RTT 2010), 2010, : 103 - 108
  • [13] MPRA implementation of a 1-D decimation filter
    Kulkarni, N
    Lenders, PM
    1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 237 - 240
  • [14] Design and implementation of cascade decimation filter for radio communications
    Grati, K
    Ghazel, A
    Naviner, L
    Moatamri, F
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1603 - 1606
  • [15] Design and implementation of a decimation filter for hearing aid applications
    Venugopal, V
    Abed, KH
    Nerurkar, SB
    Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 111 - 115
  • [16] On design and implementation of a decimation filter for multistandard wireless transceivers
    Ghazel, A
    Naviner, L
    Grati, K
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2002, 1 (04) : 558 - 562
  • [17] PARALLEL VLSI IMPLEMENTATION OF THE KALMAN FILTER
    SUNG, TY
    HU, YH
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1987, 23 (02) : 215 - 224
  • [18] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (01) : 33 - 42
  • [19] A VLSI implementation of a reconfigurable rational filter
    Bernacchia, G
    Marsi, S
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 1076 - 1085
  • [20] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 134 - 135
12345