MPRA implementation of a 1-D decimation filter

被引：0
|
作者：
Kulkarni, N
Lenders, PM
机构：
来源：
1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The main objective of this work is to explore possible implementations of a given algorithm on a MPRA (Multi-phase Multi-rate array). We have used 1-D decimation filter as an example. The method used is to transform (with unimodular matrices) the recurrence equations describing the MPRA. The main relevant parameter of interest is the delay to produce one datum. An attempt has also been made to discover the optimum implementation(i.e. the implementation with smallest delay to produce a datum with respect to our criteria) as well as implementations with delays equal to multiples of the optimum delay. These latter implementations may be of interest when cascading decimation filters.
引用
收藏
页码：237 / 240
页数：4
相关论文
共 50 条
  • [1] An Efficient Implementation of 1-D Median Filter
    Moshnyaga, Vasily G.
    Hashimoto, Koji
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 451 - 454
  • [2] On customized decimation filter implementation
    Naviner, LAD
    Naviner, JF
    2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 304 - 309
  • [3] DESIGN AND IMPLEMENTATION OF A SINGLE-CHIP 1-D MEDIAN FILTER
    OFLAZER, K
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (05): : 1164 - 1168
  • [4] CIC Decimation Filter Implementation on FPGA
    Datta D.
    Dutta H.S.
    Journal of The Institution of Engineers (India): Series B, 2023, 104 (01) : 85 - 90
  • [5] VLSI implementation of multistage decimation filter
    Yang, Gang
    Lin, Zhenghui
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2000, 34 (07): : 900 - 902
  • [6] A decimation filter design and implementation for oversampled sigma delta A/D converters
    Chen, L
    Zhao, YF
    Gao, DY
    Wen, W
    Wang, ZM
    Zhu, XF
    Peng, HP
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 55 - 58
  • [7] The VLSI implementation of multistage decimation filter
    Yang, G
    Lin, ZH
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 598 - 602
  • [8] Modified Comb Decimation Filter: Design and Implementation
    Garcia Baez, Ricardo
    Jovanovic Dolecek, Gordana
    2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 153 - 156
  • [9] Implementation of a low power decimation filter using 1/3-band IIR filter
    Abed, KH
    Nerurkar, SB
    WCNC 2003: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1-3, 2003, : 460 - 465
  • [10] A multiplierless decimation filter for ΣΔ A/D conversion
    Liberali, V
    Rossi, R
    Torelli, G
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 303 - 306
12345