On customized decimation filter implementation

被引：0
|
作者：
Naviner, LAD [1 ]
Naviner, JF [1 ]
机构：
[1] GET Telecom Paris, CNRS, LTCI, F-75013 Paris, France
来源：
2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3 | 2004年
关键词：
decimation alter; dedicated processors; hardware implementation; digital alterarchitecture;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper deals with customized implementation of decimation processors. Important aspects of design low decisions are considered under hardware impact point of view. Several implementation approaches and respective evaluations in terms of time and basic operators requirements are given as well as a summary of the steps involved in an ad hoc implementation.
引用
收藏
页码：304 / 309
页数：6
相关论文
共 50 条
  • [1] CIC Decimation Filter Implementation on FPGA
    Datta D.
    Dutta H.S.
    [J]. Journal of The Institution of Engineers (India): Series B, 2023, 104 (1) : 85 - 90
  • [2] The VLSI implementation of multistage decimation filter
    Yang, G
    Lin, ZH
    [J]. PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 598 - 602
  • [3] Modified Comb Decimation Filter: Design and Implementation
    Garcia Baez, Ricardo
    Jovanovic Dolecek, Gordana
    [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 153 - 156
  • [4] Design and implementation of cascade decimation filter for radio communications
    Grati, K
    Ghazel, A
    Naviner, L
    Moatamri, F
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1603 - 1606
  • [5] MPRA implementation of a 1-D decimation filter
    Kulkarni, N
    Lenders, PM
    [J]. 1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 237 - 240
  • [6] Poly-phase Decimation Filter Implementation in VHDL
    Kekrt, Daniel
    Klima, Milos
    Podgorny, Radek
    Bohac, Leos
    [J]. 12TH INTERNATIONAL CONFERENCE ON RESEARCH IN TELECOMMUNICATION TECHNOLOGIES (RTT 2010), 2010, : 103 - 108
  • [7] Design and implementation of a decimation filter for hearing aid applications
    Venugopal, V
    Abed, KH
    Nerurkar, SB
    [J]. Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 111 - 115
  • [8] On design and implementation of a decimation filter for multistandard wireless transceivers
    Ghazel, A
    Naviner, L
    Grati, K
    [J]. IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2002, 1 (04) : 558 - 562
  • [9] An Area-Efficient Implementation of ΣΔ ADC Multistage Decimation Filter
    Deng, Chenxi
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [10] Design and implementation of a decimation filter for high performance audio applications
    Abed, Khalid H.
    Nerurkar, Shailesh B.
    Colaco, Stephen
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 812 - +
12345