On customized decimation filter implementation

被引：0
|
作者：
Naviner, LAD [1 ]
Naviner, JF [1 ]
机构：
[1] GET Telecom Paris, CNRS, LTCI, F-75013 Paris, France
来源：
2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3 | 2004年
关键词：
decimation alter; dedicated processors; hardware implementation; digital alterarchitecture;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper deals with customized implementation of decimation processors. Important aspects of design low decisions are considered under hardware impact point of view. Several implementation approaches and respective evaluations in terms of time and basic operators requirements are given as well as a summary of the steps involved in an ad hoc implementation.
引用
收藏
页码：304 / 309
页数：6
相关论文
共 50 条
  • [21] Implementation of a low power decimation filter using 1/3-band IIR filter
    Abed, KH
    Nerurkar, SB
    [J]. WCNC 2003: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1-3, 2003, : 460 - 465
  • [22] Efficient design of decimation filter using linear programming and its FPGA implementation
    Aggarwal, Supriya
    [J]. INTEGRATION-THE VLSI JOURNAL, 2021, 79 (79) : 94 - 106
  • [23] Filter structures for decimation:: A comparison
    Wróblewski, A
    Nossek, JA
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 225 - 228
  • [24] Theory and implementation of a computationally efficient decimation filter for power-aware embedded systems
    Yeary, Mark B.
    Zhang, Wei
    Trelewicz, Jennifer Q.
    Zhai, Y.
    McGuire, Blake
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2006, 55 (05) : 1839 - 1849
  • [25] Low-power implementation of a Comb decimation filter for ΔΣ analog-to-digital converters
    Xin, Xiao-ning
    Yu, Hai-bin
    Yang, Zhi-jia
    Lv, Yan
    [J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 626 - 629
  • [26] Design and Implementation of a Reconfigurable Decimation and Channel Selection Filter for GSM and UMTS Radio Standards
    Khouja, Nadia
    Grati, Khaled
    Ghazel, Adel
    Le Gal, Bertrand
    [J]. 2009 IEEE WIRELESS COMMUNICATIONS & NETWORKING CONFERENCE, VOLS 1-5, 2009, : 323 - +
  • [27] Hardware-Efficient Implementation of Half-Band IIR Filter for Interpolation and Decimation
    Jorgensen, I. H. H.
    Pracny, P.
    Bruun, E.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (12) : 892 - 896
  • [28] A modified comb filter structure for decimation
    Saramaki, T
    Ritoniemi, T
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2353 - 2356
  • [29] A Novel Architecture for CIC Decimation Filter
    Sachin, B. R.
    Ullas, B. S.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [30] Efficient antialiasing decimation filter for ΔΣ converters
    Presti, Letizia Lo
    Akhdar, Adnan
    [J]. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 367 - 370
12345