The VLSI implementation of multistage decimation filter

被引：0
|
作者：
Yang, G [1 ]
Lin, ZH [1 ]
机构：
[1] Shanghai Jiao Tong Univ, VLSI Res Inst, Shanghai 200030, Peoples R China
来源：
PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS | 1999年
关键词：
comb filter; half-band filter; cannonic signed digit encoding (CSD); nest multiplication;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
This paper presents a ROM programmable implementation of multistage decimation filter which is used in Sigma Delta ADC. Comb filter is adopted as the first stage filter.. Adders and subtracter are used to implement it. The last four times decimation is achieved by two half-band filters and a droop-correct FIR. The ALU performs all the arithmetic needed to implement these filters. The control words are stored in ROM. By programming the ROM coefficient, it can act as different kinds of filters. CSD coding technique, nested multiplication and RAM sub partition technique is adopted.
引用
收藏
页码：598 / 602
页数：3
相关论文
共 50 条
  • [31] A decimation filter design and implementation for oversampled sigma delta A/D converters
    Chen, L
    Zhao, YF
    Gao, DY
    Wen, W
    Wang, ZM
    Zhu, XF
    Peng, HP
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 55 - 58
  • [32] Low power implementation of a Sigma Delta decimation filter for cardiac applications
    Ascari, L
    Pierazzi, A
    Morandi, C
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 750 - 755
  • [33] Design and Implementation of CIC Based Decimation filter For Improved Frequency Response
    Singh, R. K.
    Richa
    Katiyar, Amit
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 236 - +
  • [34] An Optimized Design for a Decimation Filter and Implementation for Sigma-Delta ADC
    Cui, Yingying
    Huang, Jie
    Wu, Lingjuan
    Cui, Xiaoxin
    Yu, Dunshan
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 338 - 341
  • [35] Rapid implementation of DSP algorithms for algorithm evaluation: A decimation filter example
    Israsena, Pasin
    Wongnamkum, Sitthipong
    2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 180 - 184
  • [36] VLSI implementation of the multistage detector for next generation wideband CDMA receivers
    Xu, G
    Rajagopal, S
    Cavallaro, JR
    Aazhang, B
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2002, 30 (1-3): : 21 - 33
  • [37] VLSI Implementation of the Multistage Detector for Next Generation Wideband CDMA Receivers
    Gang Xu
    Sridhar Rajagopal
    Joseph R. Cavallaro
    Behnaam Aazhang
    Journal of VLSI signal processing systems for signal, image and video technology, 2002, 30 : 21 - 33
  • [38] EFFICIENT PROCESSOR FOR MULTISTAGE DECIMATION AND FILTERING
    BARDAKJIAN, BL
    SARNA, SK
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1980, 28 (01): : 1 - 7
  • [39] Efficient FPGA-based multistage two-path decimation filter for noise thermometer
    Saleh, H
    Zimmermann, E
    Brandenburg, G
    Halling, H
    ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 161 - 164
  • [40] Decimation filter design
    Sokolovic, M
    Jovanovic, B
    Damnjanovic, M
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 601 - 604
12345