The VLSI implementation of multistage decimation filter

被引：0

作者：

Yang, G ^{[1
]}

Lin, ZH ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, VLSI Res Inst, Shanghai 200030, Peoples R China

来源：

PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS | 1999年

关键词：

comb filter; half-band filter; cannonic signed digit encoding (CSD); nest multiplication;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a ROM programmable implementation of multistage decimation filter which is used in Sigma Delta ADC. Comb filter is adopted as the first stage filter.. Adders and subtracter are used to implement it. The last four times decimation is achieved by two half-band filters and a droop-correct FIR. The ALU performs all the arithmetic needed to implement these filters. The control words are stored in ROM. By programming the ROM coefficient, it can act as different kinds of filters. CSD coding technique, nested multiplication and RAM sub partition technique is adopted.

引用

页码：598 / 602

页数：3

共 50 条

[41] Implementation of a low power decimation filter using 1/3-band IIR filter
Abed, KH
Nerurkar, SB
WCNC 2003: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1-3, 2003, : 460 - 465
[42] An approach to the design and VLSI implementation of multirate filter banks
Lu, Chung-Kuei
Journal of the Chinese Institute of Electrical Engineering, Transactions of the Chinese Institute of Engineers, Series E/Chung KuoTien Chi Kung Chieng Hsueh K'an, 2003, 10 (02): : 165 - 173
[43] VLSI implementation of memory design applied to median filter
Palaniswamy, KJ
Rizkalla, ME
Sinha, AC
El-Sharkawy, M
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 732 - 735
[44] VLSI Design and Implementation of Adaptive Deblocking Filter for HEVC
Chen Z.
Chen Z.
Chen J.
Wang J.
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2024, 36 (04): : 636 - 644
[45] Conjugate Gradient Implementation Method of Multistage Wiener Filter
Wen, Xiaoqin
Wang, Qiaoqiao
You, Linru
Han, Chongzhao
2010 8TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION (WCICA), 2010, : 6825 - 6829
[46] Efficient design of decimation filter using linear programming and its FPGA implementation
Aggarwal, Supriya
INTEGRATION-THE VLSI JOURNAL, 2021, 79 (79) : 94 - 106
[47] Single flux quantum multistage decimation filters
Hasegawa, H
Hashimoto, T
Nagasawa, S
Hirano, S
Miyahara, K
Enomoto, Y
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (01) : 2 - 8
[48] MULTISTAGE DECIMATION FILTER DESIGN TECHNIQUE FOR HIGH-RESOLUTION SIGMA-DELTA A/D CONVERTERS
PARK, S
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1992, 41 (06) : 868 - 873
[49] VLSI implementation of a sigma-delta bitstream FIR filter
Summerfield, S
Anderson, M
Kershaw, S
Sandler, M
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 273 - 276
[50] VLSI implementation of a low-energy soft digital filter
Hegde, R
Shanbhag, NR
2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 437 - 446

← 1 2 3 4 5 →