VLSI implementation of a selective median filter

被引：0
|
作者：
Chen, CT [1 ]
Chen, LG [1 ]
机构：
[1] NATL TAIWAN UNIV,DEPT ELECT ENGN,TAIPEI 10764,TAIWAN
来源：
ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：134 / 135
页数：2
相关论文
共 50 条
  • [1] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    Hsiao, JH
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (01) : 33 - 42
  • [2] VLSI implementation of memory design applied to median filter
    Palaniswamy, KJ
    Rizkalla, ME
    Sinha, AC
    El-Sharkawy, M
    [J]. 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 732 - 735
  • [3] VLSI-efficient implementation of full adder-based median filter
    Burian, A
    Takala, J
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 817 - 820
  • [4] Efficient VLSI implementation of modular neural network based hybrid median filter
    Nanduri, Sambamurthy
    Kamaraju, M.
    [J]. SOFT COMPUTING, 2023,
  • [5] Efficient VLSI implementation of modular neural network based hybrid median filter
    Nanduri, Sambamurthy
    Kamaraju, M.
    [J]. Soft Computing, 2023,
  • [6] DESIGN AND IMPLEMENTATION OF A GENERAL-PURPOSE MEDIAN FILTER UNIT IN CMOS VLSI
    KARAMAN, M
    ONURAL, L
    ATALAR, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 505 - 513
  • [7] FPGA implementation of median filter
    Maheshwari, R
    Rao, SSSP
    Poonacha, PG
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 523 - 524
  • [8] Fast implementation of median filter
    Jezewski, S
    Strzecha, K
    [J]. EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 357 - 359
  • [9] FPGA implementation of a median filter
    Bates, GL
    Nooshabadi, S
    [J]. IEEE TENCON'97 - IEEE REGIONAL 10 ANNUAL CONFERENCE, PROCEEDINGS, VOLS 1 AND 2: SPEECH AND IMAGE TECHNOLOGIES FOR COMPUTING AND TELECOMMUNICATIONS, 1997, : 437 - 440
  • [10] VLSI implementation of multistage decimation filter
    Yang, Gang
    Lin, Zhenghui
    [J]. Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2000, 34 (07): : 900 - 902
12345