Efficient VLSI implementation of modular neural network based hybrid median filter

被引:0
|
作者
Nanduri, Sambamurthy [1 ,2 ]
Kamaraju, M. [2 ]
机构
[1] JNTUK, Kakinada, India
[2] Department of Electronics and Communication Engineering, Seshadri Rao Gudlavalleru Engineering College, Andhra Pradesh, Gudlavalleru,521356, India
来源
关键词
Engineering Village;
D O I
暂无
中图分类号
学科分类号
摘要
De-noising - Hybrid median filters - Impulse classifier - Mean filter - Median-Filter - Modular neural networks - Network-based - Noise density - Proposed architectures - VLSI implementation
引用
下载
收藏
相关论文
共 50 条
  • [1] Efficient VLSI implementation of modular neural network based hybrid median filter
    Nanduri, Sambamurthy
    Kamaraju, M.
    SOFT COMPUTING, 2023,
  • [2] RETRACTED ARTICLE: Efficient VLSI implementation of modular neural network based hybrid median filterEfficient VLSI implementation of modular neural network based hybrid median filterS. Nanduri, M. Kamaraju
    Sambamurthy Nanduri
    M. Kamaraju
    Soft Computing, 2024, 28 (Suppl 2) : 701 - 701
  • [3] VLSI-efficient implementation of full adder-based median filter
    Burian, A
    Takala, J
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 817 - 820
  • [4] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (01) : 33 - 42
  • [5] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 134 - 135
  • [6] VLSI implementation of memory design applied to median filter
    Palaniswamy, KJ
    Rizkalla, ME
    Sinha, AC
    El-Sharkawy, M
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 732 - 735
  • [7] A modular VLSI architecture for neural networks implementation
    Vermesan, O
    FROM NATURAL TO ARTIFICIAL NEURAL COMPUTATION, 1995, 930 : 794 - 799
  • [8] VLSI implementation of a neural network classifier
    Mandisodza, RLK
    Luke, DM
    Pochec, P
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 178 - 181
  • [9] VLSI implementation of a functional neural network
    Panagiotopoulos, DA
    Singh, SK
    Newcomb, RW
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 701 - 704
  • [10] VLSI IMPLEMENTATION OF A NEURAL NETWORK MODEL
    GRAF, HP
    JACKEL, LD
    HUBBARD, WE
    COMPUTER, 1988, 21 (03) : 41 - 49