FPGA implementation of median filter

被引：13
|
作者：
Maheshwari, R
Rao, SSSP
Poonacha, PG
机构：
来源：
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/ICVD.1997.568194
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper gives the algorithm and implementation details of a sliding real time 3 x 3 median filter. The design is implemented on a Xilinx XC4010 FPGA chip. It is tested and integrated at ER&DC1, Trivandrum. The design is tailored to exploit certain features of sliding windows. The Algorithm used to implement median filter is very efficient and implementation results show the significant improvements in operating frequency and hardware requirements over general purpose techniques.
引用
收藏
页码：523 / 524
页数：2
相关论文
共 50 条
  • [1] FPGA implementation of a median filter
    Bates, GL
    Nooshabadi, S
    IEEE TENCON'97 - IEEE REGIONAL 10 ANNUAL CONFERENCE, PROCEEDINGS, VOLS 1 AND 2: SPEECH AND IMAGE TECHNOLOGIES FOR COMPUTING AND TELECOMMUNICATIONS, 1997, : 437 - 440
  • [2] HW/SW FPGA implementation of vector median filter
    Boudabous, A.
    Ben Atitallah, A.
    Kadionik, P.
    Khriji, L.
    Masmoudi, N.
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 101 - +
  • [3] FPGA Implementation of Low-Latency Recursive Median Filter
    Peng, Bo
    Zhou, Yuzhu
    Li, Qiang
    Lin, Maosong
    Weng, Jiankui
    Zeng, Qiang
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 312 - 318
  • [4] Design of a 2D Median Filter with a High Throughput FPGA Implementation
    Goel, Anish
    Ahmad, M. Omair
    Swamy, M. N. S.
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1073 - 1076
  • [5] Area optimized Implementation of Unsymmetric Trimmed Adaptive Median Filter for Edge Preservation on FPGA
    Bhagyashri, Lole A.
    Pise, A. C.
    Surwase, S., V
    2015 INTERNATIONAL CONFERENCE ON GREEN COMPUTING AND INTERNET OF THINGS (ICGCIOT), 2015, : 86 - 89
  • [6] Fast implementation of median filter
    Jezewski, S
    Strzecha, K
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 357 - 359
  • [7] General Structure for Real-time Fringe Pattern Preprocessing and Implementation of Median Filter and Average Filter on FPGA
    Gao Wenjing
    Qian Kemao
    Wang Haixia
    Lin Feng
    Soon, Seah Hock
    Sing, Cheong Lee
    NINTH INTERNATIONAL SYMPOSIUM ON LASER METROLOGY, PTS 1 AND 2, 2008, 7155
  • [8] Energy-Efficient Median Filter on FPGA
    Sanny, Andrea
    Prasanna, Viktor K.
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [9] FPGA Implementation of Digital Filter
    Liu, Fan
    DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1338 - 1341
  • [10] VLSI implementation of a selective median filter
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (01) : 33 - 42
12345