FPGA implementation of median filter

被引：13
|
作者：
Maheshwari, R
Rao, SSSP
Poonacha, PG
机构：
来源：
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/ICVD.1997.568194
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper gives the algorithm and implementation details of a sliding real time 3 x 3 median filter. The design is implemented on a Xilinx XC4010 FPGA chip. It is tested and integrated at ER&DC1, Trivandrum. The design is tailored to exploit certain features of sliding windows. The Algorithm used to implement median filter is very efficient and implementation results show the significant improvements in operating frequency and hardware requirements over general purpose techniques.
引用
收藏
页码：523 / 524
页数：2
相关论文
共 50 条
  • [31] High performance IIR filter implementation on FPGA
    Debarshi Datta
    Himadri Sekhar Dutta
    Journal of Electrical Systems and Information Technology, 8 (1)
  • [32] Hybrid Implementation of Extended Kalman Filter on an FPGA
    Pritsker, Dan
    2015 IEEE INTERNATIONAL RADAR CONFERENCE (RADARCON), 2015, : 77 - 82
  • [33] A Low Area FIR Filter For FPGA Implementation
    Damian, Catalin
    Lunca, Eduard
    2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 521 - 524
  • [34] High Performance Median FPGA Implementation For Machine Vision Applications
    Sotiropoulou, Calliope-Louisa
    Gentsos, Christos
    Nikolaidis, Spyridon
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 173 - 176
  • [35] Research on Image Median Filtering Algorithm and Its FPGA Implementation
    Hu, Yueli
    Ji, Huijie
    PROCEEDINGS OF THE 2009 WRI GLOBAL CONGRESS ON INTELLIGENT SYSTEMS, VOL III, 2009, : 226 - 230
  • [36] Middleton Class A Noise Median Estimator: FPGA and Software Implementation
    Rabioglio, Lucas A.
    Cebedio, M. C.
    Arnone, L.
    De Micco, L.
    Moreira, J. Castineira
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (03) : 275 - 278
  • [37] FPGA Implementation of Adaptive LMS Lattice Filter
    Sasikala, S.
    Gomathi, S.
    Kumar, Naveen D.
    Praveenraaj, R. K.
    Priyadharshini, B.
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (03): : 121 - 125
  • [38] A BIT-LEVEL SYSTOLIC IMPLEMENTATION OF THE MEDIAN FILTER
    HU, Z
    KING, GA
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 185 - 186
  • [39] VLSI implementation of memory design applied to median filter
    Palaniswamy, KJ
    Rizkalla, ME
    Sinha, AC
    El-Sharkawy, M
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 732 - 735
  • [40] Hardware implementation of an α-trimmed adaptive median mean filter
    Clarks, Nathan
    Schweinfuss, Matthew
    Hriba, Enass
    Hassan, Firas
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 719 - 723
12345