Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic

被引：6

作者：

Osorio, MCB ^{[1
]}

Sampaio, CA ^{[1
]}

Reis, AI ^{[1
]}

Ribas, RP ^{[1
]}

机构：

[1] UFRGS, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil

来源：

SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2004年

关键词：

digital circuits; adder; ECDL; CMOS;

D O I：

10.1145/1016568.1016619

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an enhanced 32-bit carry look-ahead (CLA) adder implemented using the multi-output enable/disable CMOS differential logic (MOECDL) style. The MOECDL structure proposed represents a promising technique for iterative networks and self-timed circuits. The recursive property of CLA algorithm has been efficiently exploited to demonstrate the advantages of multiple-output structures. The 32-bit MOECDL CLA circuit has been designed into a standard 0.5 mum CMOS technology. Comparison to the known DCVS style is presented through electrical simulation.

引用

页码：181 / 185

页数：5

共 24 条

[1] A 32-bit carry lookahead adder using dual-path all-N logic
Yang, G
Jung, SO
Baek, KH
Kim, SH
Kim, S
Kang, SM
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 992 - 996
[2] A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic
Wang, CC
Tseng, YL
Lee, PM
Lee, RC
Huang, CJ
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2003, 50 (09): : 1208 - 1216
[3] An improved 32-bit Carry-Lookahead Adder with Conditional Carry-Selection
Chen Ping-hua
Zhao Juan
Xie Guo-bo
Li Yi-jun
[J]. ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1911 - 1913
[4] Compact 32-bit CMOS adder in multiple-output DCVS logic for self-timed circuits
Ruiz, GA
Manzano, MA
[J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2000, 147 (03): : 183 - 188
[5] A low-power 2.1 GHz 32-bit carry lookahead adder using Dual Path All-N-Logic
Ge, Y
Jung, SO
Kim, SH
Kang, SM
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 298 - 301
[6] A low-power 1.85 GHz 32-bit carry lookahead adder using Dual Path All-N-logic
Yang, G
Jung, SO
Baek, KH
Kim, SH
Kim, S
Kang, SM
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 781 - 784
[7] High Performance and Power Efficient 32-bit Carry Select Adder using Hybrid PTL/CMOS Logic Style
Suri, Lakshay
Lamba, Devesh
Kritarth, Kunwar
Sharma, Geetanjali
[J]. 2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, : 765 - 768
[8] A 1.2V 500MHz 32-bit carry-lookahead adder
Cheng, KH
Lee, WS
Huang, YC
[J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 765 - 768
[9] ULTRAFAST COMPACT 32-BIT CMOS ADDERS IN MULTIPLE-OUTPUT DOMINO LOGIC
HWANG, IS
FISHER, AL
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 358 - 369
[10] A 1.67 GHz 32-bit pipelined carry-select adder using the complementary scheme
Kim, YJ
Sung, KH
Kim, LS
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 461 - 464

← 1 2 3 →