A low-power 2.1 GHz 32-bit carry lookahead adder using Dual Path All-N-Logic

被引：0
|
作者：
Ge, Y [1 ]
Jung, SO [1 ]
Kim, SH [1 ]
Kang, SM [1 ]
机构：
[1] Univ Calif Santa Cruz, Santa Cruz, CA 95064 USA
来源：
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A high-speed, low-power 32-bit carry lookahead adder is presented. We have developed Dual Path All-N-Logic(DPANL) and applied to 32-bit adder design for higher performance. The speed enhancement is mainly due to reduced capacitance at each evaluation node of dynamic circuits. This adder can operate at frequencies up to 2.1GHz for 0.35um 1P4M CMOS technology and is 31.3% and 27.3% faster than the adders using All-N-Transistor(ANT) and All-N-Logic(ANL), respectively. It also consumes 29.2% and 15.4% less power than the ANT adder and ANL adder, respectively.
引用
收藏
页码：298 / 301
页数：4
相关论文
共 28 条
  • [1] A low-power 1.85 GHz 32-bit carry lookahead adder using Dual Path All-N-logic
    Yang, G
    Jung, SO
    Baek, KH
    Kim, SH
    Kim, S
    Kang, SM
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 781 - 784
  • [2] A 32-bit carry lookahead adder using dual-path all-N logic
    Yang, G
    Jung, SO
    Baek, KH
    Kim, SH
    Kim, S
    Kang, SM
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 992 - 996
  • [3] A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic
    Wang, CC
    Tseng, YL
    Lee, PM
    Lee, RC
    Huang, CJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2003, 50 (09): : 1208 - 1216
  • [4] A static low-power, high-performance 32-bit carry skip adder
    Chirca, K
    Schulte, N
    Glossner, J
    Wang, HR
    Mamidi, S
    Balzola, P
    Vassiliadis, S
    [J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 615 - 619
  • [5] Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic
    Osorio, MCB
    Sampaio, CA
    Reis, AI
    Ribas, RP
    [J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 181 - 185
  • [6] A 1.67 GHz 32-bit pipelined carry-select adder using the complementary scheme
    Kim, YJ
    Sung, KH
    Kim, LS
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 461 - 464
  • [7] High Performance and Power Efficient 32-bit Carry Select Adder using Hybrid PTL/CMOS Logic Style
    Suri, Lakshay
    Lamba, Devesh
    Kritarth, Kunwar
    Sharma, Geetanjali
    [J]. 2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, : 765 - 768
  • [8] Low-power Carry Select Adder Using Fast All-one Finding Logic
    yan, Sun
    xin, Zhang
    xi, Jin
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON SYSTEM OF SYSTEMS ENGINEERING (SOSE), 2008, : 18 - 22
  • [9] A 1.0-GHz 0.6-μm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic
    Wang, CC
    Huang, CJ
    Tsai, KC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (02): : 133 - 135
  • [10] Improved 32-bit conditional sum adder for low-power high-speed applications
    Cheng, Kuo-Hsing
    Cheng, Shun-Wen
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2006, 22 (04) : 975 - 989
123