An analytical fully-depleted SOI MOSFET model considering the effects of self-heating and source/drain resistance

被引:21
|
作者
Hu, MC [1 ]
Jang, SL [1 ]
机构
[1] Natl Taiwan Inst Technol, Dept Elect Engn, Taipei 106, Taiwan
关键词
self-heating; series resistance; SOI MOSFET;
D O I
10.1109/16.662778
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a new and analytical drain current model for submicrometer SOI MOSFET's applicable for circuit simulation, The model was developed by using a two-dimensional (2-D) Poisson equation, and considering the source/drain resistance and the self-heating effect, using the present model, we can clearly see that the reduction of drain current with the parasitic series resistance and self-heating effect for typical SOI devices, We also can evaluate the impact of series resistance and self-heating effects, The accuracy of the presented model has been verified with the experimental data of SOI MOS devices with various geometries.
引用
收藏
页码:797 / 801
页数:5
相关论文
共 50 条
  • [21] An analytical MOSFET breakdown model including self-heating effect
    Ho, CS
    Liou, JJ
    Chen, F
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (01) : 125 - 131
  • [22] New analytical model for subthreshold current in short-channel fully-depleted SOI MOSFETs
    Pidin, S
    Koyanagi, M
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1264 - 1270
  • [23] The heat dissipation path of self-heating effects for the SOI MOSFET by considering the BOX layer and the TiN barrier layer
    Li, Y. F.
    Xu, L. D.
    Ni, T.
    Wang, J. J.
    Gao, L. C.
    Li, D. L.
    Wang, J. J.
    Ma, Q. G.
    Wang, Z. J.
    Zeng, C. B.
    Li, B.
    Luo, J. J.
    [J]. JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2024, 57 (17)
  • [24] On the Separate Extraction of Self-Heating and Substrate Effects in FD-SOI MOSFET
    Nyssens, Lucas
    Rack, M.
    Halder, A.
    Raskin, J-P
    Kilchytska, V
    [J]. IEEE ELECTRON DEVICE LETTERS, 2021, 42 (05) : 665 - 668
  • [25] Nonquasistatic transient model of fully-depleted SOI MOSFET and its application to the analysis of charge sharing in an analog switch
    Dubois, E
    Robilliart, E
    [J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) : 43 - 45
  • [26] A physically-based C-infinity-continuous fully-depleted SOI MOSFET model for analog applications
    Iniguez, B
    Ferreira, LF
    Gentinne, B
    Flandre, D
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (04) : 568 - 575
  • [27] Fully-depleted SOI devices with TaSiN gate, HfO2 gate dielectric, and elevated source/drain extensions
    Vandooren, A
    Barr, A
    Mathew, L
    White, TR
    Egley, S
    Pham, D
    Zavala, M
    Samavedam, S
    Schaeffer, J
    Conner, J
    Nguyen, BY
    White, BE
    Orlowski, MK
    Mogab, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 2003, 24 (05) : 342 - 344
  • [28] Two-dimensional model for the subthreshold slope in deep-submicron Fully-Depleted SOI MOSFET's
    van Meer, H
    De Meyer, K
    [J]. SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 238 - 241
  • [29] ANALYTICAL DEVICE MODEL OF SOI MOSFETS INCLUDING SELF-HEATING EFFECT
    YASUDA, N
    UENO, S
    TANIGUCHI, K
    HAMAGUCHI, C
    YAMAGUCHI, Y
    NISHIMURA, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1991, 30 (12B): : 3677 - 3684
  • [30] Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f noise analysis
    Sadachika, N
    Uetsuji, Y
    Kitamaru, D
    Mattausch, HJ
    Miura-Mattausch, M
    Weiss, L
    Feldmann, U
    Baba, S
    [J]. SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 255 - 258