共 50 条
- [1] Threshold voltage modeling of deep-submicron double-gate fully-depleted SOI MOSFET ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1154 - 1157
- [3] Two-dimensional analytical subthreshold model and optimal scaling of fully-depleted SOI MOSFET down to 0.1 mu m channel length JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1497 - 1504
- [4] Stability and reliability of fully-depleted SOI MOSFET's MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 16 - 27
- [8] An analytical model for the subthreshold current of fully depleted strained-SOI MOSFET MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 3332 - 3337
- [9] Two-dimensional simulations of the parasitic edge conduction in deep submicron fully depleted SOI NMOS devices. 1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 98 - 99
- [10] New threshold voltage shift model due to radiation in fully-depleted SOI MOSFET Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (11): : 1519 - 1521