Two-dimensional model for the subthreshold slope in deep-submicron Fully-Depleted SOI MOSFET's

被引：0
|
作者：
van Meer, H [1 ]
De Meyer, K [1 ]
机构：
[1] IMEC, STDI Div, B-3001 Louvain, Belgium
来源：
SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001 | 2001年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 2D analytical model for the calculation of the subthreshold slope has been derived for deep-submicron Fully-Depleted SOI MOSFET's using a Green's function solution technique. The accuracy of the equations has been verified by a 2D numerical device simulator. It is shown that the analytically derived model for the subthreshold slope is in good agreement with 2D numerical simulation data.
引用
收藏
页码：238 / 241
页数：4
相关论文
共 50 条
  • [21] A simple analytical model for the front and back gate threshold voltages of a fully-depleted asymmetric SOI MOSFET
    Suh, Chung Ha
    SOLID-STATE ELECTRONICS, 2008, 52 (08) : 1249 - 1255
  • [22] Threshold voltage model for deep-submicron fully depleted SOI MOSFETs with back gate substrate induced surface potential effects
    Imam, MA
    Osman, MA
    Osman, AA
    MICROELECTRONICS RELIABILITY, 1999, 39 (04) : 487 - 495
  • [23] Performance of a low power fully-depleted deep submicron SOI technology and its extension to 0.15 mu m
    Burns, JA
    Keast, CL
    Knecht, JM
    Kunz, RR
    Palmateer, SC
    Cann, S
    Soares, A
    Shaver, DC
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 102 - 103
  • [24] A novel subthreshold slope technique for the extraction of the buried-oxide interface trap density in fully depleted SOI MOSFET
    Lun, Z
    Ang, DS
    Ling, CH
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (08) : 411 - 413
  • [25] Two-dimensional analytical modeling of nanoscale electrically-shallow junction (EJ) fully depleted SOI MOSFET
    Kumar, MJ
    Orouji, AA
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 376 - 379
  • [26] An analytical fully-depleted SOI MOSFET model considering the effects of self-heating and source/drain resistance
    Hu, MC
    Jang, SL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) : 797 - 801
  • [27] A physically-based C-infinity-continuous fully-depleted SOI MOSFET model for analog applications
    Iniguez, B
    Ferreira, LF
    Gentinne, B
    Flandre, D
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (04) : 568 - 575
  • [28] Nonquasistatic transient model of fully-depleted SOI MOSFET and its application to the analysis of charge sharing in an analog switch
    Dubois, E
    Robilliart, E
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) : 43 - 45
  • [29] Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f noise analysis
    Sadachika, N
    Uetsuji, Y
    Kitamaru, D
    Mattausch, HJ
    Miura-Mattausch, M
    Weiss, L
    Feldmann, U
    Baba, S
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 255 - 258
  • [30] New threshold voltage model for deep-submicron buried channel MOSFET's
    Zhang, Wenliang
    Yang, Zhilian
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 1998, 38 (03): : 24 - 26
12345