Agile All-Digital DPD Feedback Loop

被引：5

作者：

Prata, Andre ^{[1
]}

Santos, Jorge C. ^{[1
]}

Oliveira, Arnaldo S. R. ^{[1
]}

Carvalho, Nuno Borges ^{[1
]}

机构：

[1] Univ Aveiro, Inst Telecomunicacoes, Dept Elect Telecomunicacoes & Informat, P-3810193 Aveiro, Portugal

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2017年 / 65卷 / 07期

关键词：

Analog-to-digital converters (ADCs); digital predistortion (DPD); field programmable gate array (FPGA); PA linearization; pulse-width modulation (PWM); RF POWER-AMPLIFIERS; PREDISTORTION; TRANSMITTERS;

D O I：

10.1109/TMTT.2017.2654678

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an original agile all-digital feedback loop receiver system for power amplifier (PA) linearization using digital predistortion (DPD). The proposed feedback loop is based on a radio-frequency pulse-width modulation analog-to-digital converter. For proof of concept, the system was implemented using a single field programmable gate array chip. Additionally, the system is also presented in a remote version, suitable for future centralized radio access network, in which the DPD can be performed in a central unit, far from the PA. Measurement results of important DPD metrics, such as adjacent channel power ratio (ACPR) and error vector magnitude (EVM), are presented and evaluated to verify the correct functioning of the proposed feedback loop. The obtained results demonstrate the system's agility and high analog input bandwidth from a few megahertzes up to almost 4 GHz, while maintaining the LTE ACPR and EVM requirements.

引用

页码：2476 / 2484

页数：9

共 50 条

[1] The all-digital loop
Verpooten, L
Vos, E
[J]. BROADBAND ACCESS AND NETWORK MANAGEMENT - NOC '98, 1998, : 110 - 118
[2] An all-digital pulsewidth control loop
Wang, YM
Hu, CF
Chen, YJ
Wang, JS
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1258 - 1261
[3] Agile All-Digital RF Transceiver Implemented in FPGA
Cordeiro, R. F.
Prata, Andre
Oliveira, Arnaldo S. R.
Vieira, Jose M. N.
De Carvalho, N. B.
[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (11) : 4229 - 4240
[4] An Agile LUT-Based All-Digital Transmitter
Yang, Jun
Yang, Si Yuan
Chen, Zi Hao
Zhang, Xiu Yin
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 5550 - 5560
[5] All-digital phase locked loop for clock recovery
Wei, H
Cheng, T
[J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 395 - 398
[6] All-Digital Phase Locked Loop Design Assistant
Balcioglu, Yalcin
Dundar, Gunhan
[J]. 2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
[7] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
YAMAMOTO, H
MORI, S
[J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
[8] Tunable Delta-Sigma Modulator for Agile All-Digital Transmitters
Dinis, Daniel C.
Cordeiro, R. F.
Oliveira, Arnaldo S. R.
Vieira, Jose
[J]. 2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
[9] A portable all-digital pulsewidth control loop for SOC applications
Wang, Wei
Wey, I-Chyn
Wu, Chia-Tsun
Wu, An-Yeu Andy
[J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3165 - +
[10] PLD Implementation of All-digital Delay-Locked Loop
Matic, Tomislav
Svedek, Tomislav
Herceg, Marijan
[J]. PROCEEDINGS ELMAR-2008, VOLS 1 AND 2, 2008, : 249 - 252

← 1 2 3 4 5 →