Agile All-Digital DPD Feedback Loop

被引:5
|
作者
Prata, Andre [1 ]
Santos, Jorge C. [1 ]
Oliveira, Arnaldo S. R. [1 ]
Carvalho, Nuno Borges [1 ]
机构
[1] Univ Aveiro, Inst Telecomunicacoes, Dept Elect Telecomunicacoes & Informat, P-3810193 Aveiro, Portugal
关键词
Analog-to-digital converters (ADCs); digital predistortion (DPD); field programmable gate array (FPGA); PA linearization; pulse-width modulation (PWM); RF POWER-AMPLIFIERS; PREDISTORTION; TRANSMITTERS;
D O I
10.1109/TMTT.2017.2654678
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an original agile all-digital feedback loop receiver system for power amplifier (PA) linearization using digital predistortion (DPD). The proposed feedback loop is based on a radio-frequency pulse-width modulation analog-to-digital converter. For proof of concept, the system was implemented using a single field programmable gate array chip. Additionally, the system is also presented in a remote version, suitable for future centralized radio access network, in which the DPD can be performed in a central unit, far from the PA. Measurement results of important DPD metrics, such as adjacent channel power ratio (ACPR) and error vector magnitude (EVM), are presented and evaluated to verify the correct functioning of the proposed feedback loop. The obtained results demonstrate the system's agility and high analog input bandwidth from a few megahertzes up to almost 4 GHz, while maintaining the LTE ACPR and EVM requirements.
引用
收藏
页码:2476 / 2484
页数:9
相关论文
共 50 条
  • [31] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
    Hsu, Hsuan-Jung
    Huang, Shi-Yu
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
  • [32] The all-digital future and digital CiSE
    Thiruvathukal, George K.
    [J]. Computing in Science and Engineering, 2015, 17 (03): : 4 - 5
  • [33] The All-Digital Future and Digital CiSE
    Thiruvathukal, George K.
    [J]. COMPUTING IN SCIENCE & ENGINEERING, 2015, 17 (03) : 4 - 5
  • [34] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
    Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
    [J]. Journal of Electronics(China), 2011, 28 (03) : 402 - 408
  • [35] Frequency-Agile Real-Time All-Digital Transmitter With 1 GHz of Bandwidth
    Pereira, S. S.
    Almeida, Luis Filipe
    Dinis, D. C.
    Oliveira, Arnaldo S. R.
    Monteiro, P. P.
    Carvalho, N. B.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (08) : 2844 - 2848
  • [36] Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model
    Koskin, Eugene
    Bisiaux, Pierre
    Galayko, Dimitri
    Blokhina, Elena
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 77 - 81
  • [37] All-Digital Phase-Locked Loop with an Adaptive Bandwidth Design Procedure
    Chau, Yawgeng A.
    Chen, Chen-Feng
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 89 - 92
  • [38] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
    Zhao, Jun
    Kim, Yong-Bin
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
  • [39] A New All-Digital Phase-Locked Loop Based on Single CPLD
    Shen, Weicong
    Zhang, Fan
    [J]. PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 307 - 310
  • [40] An All-Digital Phase-Locked Loop Compiler with Liberty Timing Files
    Chung, Ching-Che
    Sheng, Duo
    Chen, Chen-Han
    [J]. 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,