共 50 条
- [31] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
- [32] The all-digital future and digital CiSE [J]. Computing in Science and Engineering, 2015, 17 (03): : 4 - 5
- [37] All-Digital Phase-Locked Loop with an Adaptive Bandwidth Design Procedure [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 89 - 92
- [38] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
- [39] A New All-Digital Phase-Locked Loop Based on Single CPLD [J]. PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 307 - 310
- [40] An All-Digital Phase-Locked Loop Compiler with Liberty Timing Files [J]. 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,