The all-digital loop

被引：0
|
作者：
Verpooten, L [1 ]
Vos, E [1 ]
机构：
[1] Alcatel, B-2018 Antwerp, Belgium
来源：
BROADBAND ACCESS AND NETWORK MANAGEMENT - NOC '98 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
New trends in services, technology, networking, regulation and society seem to give reasons for a renaissance to the old idea of the "All-digital Loop". The paper will elaborate further on network architectures for the "All-digital Loop" while looking to particular aspects induced by these trends.
引用
收藏
页码：110 / 118
页数：9
相关论文
共 50 条
  • [1] An all-digital pulsewidth control loop
    Wang, YM
    Hu, CF
    Chen, YJ
    Wang, JS
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1258 - 1261
  • [2] Agile All-Digital DPD Feedback Loop
    Prata, Andre
    Santos, Jorge C.
    Oliveira, Arnaldo S. R.
    Carvalho, Nuno Borges
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (07) : 2476 - 2484
  • [3] All-digital phase locked loop for clock recovery
    Wei, H
    Cheng, T
    [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 395 - 398
  • [4] All-Digital Phase Locked Loop Design Assistant
    Balcioglu, Yalcin
    Dundar, Gunhan
    [J]. 2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
  • [5] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
    YAMAMOTO, H
    MORI, S
    [J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
  • [6] A portable all-digital pulsewidth control loop for SOC applications
    Wang, Wei
    Wey, I-Chyn
    Wu, Chia-Tsun
    Wu, An-Yeu Andy
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3165 - +
  • [7] PLD Implementation of All-digital Delay-Locked Loop
    Matic, Tomislav
    Svedek, Tomislav
    Herceg, Marijan
    [J]. PROCEEDINGS ELMAR-2008, VOLS 1 AND 2, 2008, : 249 - 252
  • [8] BINARY QUANTIZED ALL-DIGITAL PHASE-LOCKED LOOP
    YUKAWA, J
    MORI, S
    [J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1973, 56 (12): : 21 - 28
  • [9] ANALYSIS OF AN ALL-DIGITAL DATA-TRANSITION TRACKING LOOP
    POMALAZARAEZ, CA
    [J]. IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1992, 28 (04) : 1119 - 1127
  • [10] Discrete Domain Modeling of an All-Digital Frequency Locked Loop
    Szopos, Erwin
    Saracut, Ioana
    Kirei, Botond Sandor
    Topa, Marina Dana
    [J]. 2017 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 40TH EDITION, 2017, : 247 - 250
12345