共 50 条
- [4] An all-digital pulsewidth control loop [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1258 - 1261
- [6] Tracking performance of the soft digital data transition tracking loop [J]. ICC'97: 1997 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - TOWARDS THE KNOWLEDGE MILLENNIUM, CONFERENCE RECORD - VOLS 1-3, 1997, : 26 - 29
- [8] All-digital PLL with extended tracking capabilities [J]. ELECTRONICS LETTERS, 1997, 33 (18) : 1519 - 1521
- [9] Loop Latency Reduction Technique for All-Digital Clock and Data Recovery Circuits [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 309 - 312
- [10] All-digital phase locked loop for clock recovery [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 395 - 398