Agile All-Digital RF Transceiver Implemented in FPGA

被引:12
|
作者
Cordeiro, R. F. [1 ]
Prata, Andre [1 ]
Oliveira, Arnaldo S. R. [1 ]
Vieira, Jose M. N. [1 ]
De Carvalho, N. B. [1 ]
机构
[1] Univ Aveiro, Dept Elect Telecomunicacoes & Informat, Inst Telecomunicacoes, P-3810193 Aveiro, Portugal
关键词
All-digital transceivers; delta-sigma modulation (DSM); pulsewidth modulation (PWM); software-defined radio (SDR); MODULATOR; TRANSMITTERS; QUANTIZATION; ARCHITECTURE; EFFICIENCY; SPECTRUM; ADC;
D O I
10.1109/TMTT.2017.2689739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new all-digital transceiver architecture fully integrated into a single field-programmable gate array chip. Both the radio frequency (RF) receiver and the transmitter were entirely implemented using a digital datapath from the baseband up to the RF stage without the use of conventional analog-to-digital converter, digital-to-analog converter, or analog mixer. The transmitter chain uses delta-sigma modulation and digital upconversion to produce a two-level RF output signal. The receiver uses a high-speed comparator and pulsewidth modulation to convert the RF signal into a single-bit data stream, which is digitally filtered and then downconverted. Both the transmitter and the receiver are agile with flexible carrier frequency, bandwidth, and modulation capabilities. The transceiver error vector magnitude and the signal-to-noise ratio figures of merit were analyzed in a point-to-point transmission to evaluate the transmitter's performance. The results show the feasibility of this approach as a more flexible alternative to common radio architectures.
引用
收藏
页码:4229 / 4240
页数:12
相关论文
共 50 条
  • [1] A Real-Time Architecture for Agile and FPGA-Based Concurrent Triple-Band All-Digital RF Transmission
    Dinis, Daniel C.
    Ma, Rui
    Shinjo, Shintaro
    Yamanaka, Koji
    Teo, Koon Hoo
    Orlik, Philip, V
    Oliveira, Arnaldo S. R.
    Vieira, Josd
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2018, 66 (11) : 4955 - 4966
  • [2] Agile All-Digital DPD Feedback Loop
    Prata, Andre
    Santos, Jorge C.
    Oliveira, Arnaldo S. R.
    Carvalho, Nuno Borges
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (07) : 2476 - 2484
  • [3] An all-digital universal RF transmitter
    Wagh, P
    Midya, P
    Rakers, P
    Caldwell, J
    Schooler, T
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 549 - 552
  • [4] All-Digital RF Frequency Modulation
    Staszewski, Robert Bogdan
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 426 - 429
  • [5] All-Digital Video RF Transmitter with Embedded Direct Frequency Synthesizer And an FPGA Implementation of It
    Vasiliou, Konstantinos
    Galanopoulos, Kostas
    Sotiriadis, Paul P.
    [J]. 2013 JOINT EUROPEAN FREQUENCY AND TIME FORUM & INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM (EFTF/IFC), 2013, : 733 - 736
  • [6] An Agile LUT-Based All-Digital Transmitter
    Yang, Jun
    Yang, Si Yuan
    Chen, Zi Hao
    Zhang, Xiu Yin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 5550 - 5560
  • [7] FPGA-based All-digital Transmitters
    Cordeiro, R. F.
    Oliveira, Arnaldo S. R.
    Vieira, Jose
    [J]. 2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [8] All-Digital RF I/Q Modulator
    Alavi, Morteza S.
    Staszewski, Robert Bogdan
    de Vreede, Leo C. N.
    Visweswaran, Akshay
    Long, John R.
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (11) : 3513 - 3526
  • [9] All-digital FPGA-based RF pulsed transmitter with hardware complexity reduction techniques
    de Menezes, Nagila Ribeiro
    Hernandez, Hugo Daniel
    Carvalho, Dionisio
    Van Noije, Wilhelmus
    [J]. 33RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2020), 2020,
  • [10] VHDL simulation and modeling of an all-digital RF transmitter
    Staszewski, RB
    Staszewski, R
    Balsara, PT
    [J]. FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 233 - 238