Performance Analysis of Rectangular and Trapezoidal TG Bulk FinFETs for 20 nm Gate Length

被引:0
|
作者
Gaurav, Ankit [1 ]
Gill, Sandeep S. [1 ]
Kaur, Navneet [1 ]
机构
[1] Guru Nanak Dev Engn Coll, Dept Elect & Commun Engn, Ludhiana 141006, Punjab, India
关键词
Rectangular; Trapezoidal; TG FinFETs; Bulk; Device; numerical simulation; DESIGN; MOSFETS;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
FinFETs are the best alternatives or substitutes for the continuous downscaling of conventional MOSFETs. In this paper, the electrical performance of rectangular and trapezoidal TG bulk FinFETs for 20 nm gate length has been analyzed using 3D numerical device simulator. It was found that changing the fin shape from rectangular to trapezoidal leads to reduction in Short Channel Effects like leakage current, drain induced barrier lowering and subthreshold swing. The effects of change in equivalent fin width while moving from rectangular to trapezoidal fin shape on the device performance has also been studied.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Analysis of Multifin n-FinFET for Analog Performance at 30nm Gate Length
    Sonkusare, Reena S.
    Rathod, S. S.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 277 - 283
  • [32] Process integration technology and device characteristics of CMOS FinFET on bulk silicon substrate with sub-10 nm fin width and 20 nm gate length
    Okano, K
    Izumida, T
    Kawasaki, H
    Kaneko, A
    Yagishita, A
    Kanemura, T
    Kondo, M
    Ito, S
    Aoki, N
    Miyano, K
    Ono, T
    Yahashi, K
    Iwade, K
    Kubota, T
    Matsushita, T
    Mizushima, I
    Inaba, S
    Ishimaru, K
    Suguro, K
    Eguchi, K
    Tsunashima, Y
    Ishiuchi, H
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 739 - 742
  • [33] Atomistic Tight-Binding based Evaluation of Impact of Gate Underlap on Source to Drain Tunneling in 5 nm Gate Length Si FinFETs
    Goud, A. Arun
    Gupta, Sumeet Kumar
    Choday, Sri Harsha
    Roy, Kaushik
    2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013, : 51 - 52
  • [34] Impacts of Trapezoidal Fin of 20-nm Double-Gate FinFET on the Electrical Characteristics of Circuits
    Ryu, Myunghwan
    Kim, Youngmin
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (04) : 462 - 470
  • [35] Device parameter optimization for sub-20nm node HK/MG-last bulk FinFETs
    许淼
    殷华湘
    朱慧珑
    马小龙
    徐唯佳
    张永奎
    赵治国
    罗军
    杨红
    李春龙
    孟令款
    洪培真
    项金娟
    高建峰
    徐强
    熊文娟
    王大海
    李俊峰
    赵超
    陈大鹏
    杨士宁
    叶甜春
    Journal of Semiconductors, 2015, (04) : 70 - 73
  • [36] DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS
    Ieong, MeiKei
    Wong, H.-S.Philip
    Taur, Yuan
    Oldiges, Phil
    Frank, David
    International Conference on Simulation of Semiconductor Processes and Devices, SISPAD, 2000, : 147 - 150
  • [37] Device parameter optimization for sub-20 nm node HK/MG-last bulk FinFETs
    Xu, Miao
    Yin, Huaxiang
    Zhu, Huilong
    Ma, Xiaolong
    Xu, Weijia
    Zhang, Yongkui
    Zhao, Zhiguo
    Luo, Jun
    Yang, Hong
    Li, Chunlong
    Meng, Lingkuan
    Hong, Peizhen
    Xiang, Jinjuan
    Gao, Jianfeng
    Xu, Qiang
    Xiong, Wenjuan
    Wang, Dahai
    Li, Junfeng
    Zhao, Chao
    Chen, Dapeng
    Yang, Simon
    Ye, Tianchun
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (04)
  • [38] DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS
    Ieong, M
    Wong, HSP
    Taur, Y
    Oldiges, P
    Frank, D
    2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 147 - 150
  • [39] Device parameter optimization for sub-20nm node HK/MG-last bulk FinFETs
    许淼
    殷华湘
    朱慧珑
    马小龙
    徐唯佳
    张永奎
    赵治国
    罗军
    杨红
    李春龙
    孟令款
    洪培真
    项金娟
    高建峰
    徐强
    熊文娟
    王大海
    李俊峰
    赵超
    陈大鹏
    杨士宁
    叶甜春
    Journal of Semiconductors, 2015, 36 (04) : 70 - 73
  • [40] Total-Ionizing-Dose Effects and Low-Frequency Noise in 30-nm Gate-Length Bulk and SOI FinFETs With SiO2/HfO2 Gate Dielectrics
    Gorchichko, Mariia
    Cao, Yanrong
    Zhang, En Xia
    Yan, Dawei
    Gong, Huiqi
    Zhao, Simeng E.
    Wang, Pan
    Jiang, Rong
    Liang, Chundong
    Fleetwood, Daniel M.
    Schrimpf, Ronald D.
    Reed, Robert A.
    Linten, Dimitri
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2020, 67 (01) : 245 - 252