Performance Analysis of Rectangular and Trapezoidal TG Bulk FinFETs for 20 nm Gate Length

被引：0

作者：

Gaurav, Ankit ^{[1
]}

Gill, Sandeep S. ^{[1
]}

Kaur, Navneet ^{[1
]}

机构：

[1] Guru Nanak Dev Engn Coll, Dept Elect & Commun Engn, Ludhiana 141006, Punjab, India

来源：

2015 ANNUAL IEEE INDIA CONFERENCE (INDICON) | 2015年

关键词：

Rectangular; Trapezoidal; TG FinFETs; Bulk; Device; numerical simulation; DESIGN; MOSFETS;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

FinFETs are the best alternatives or substitutes for the continuous downscaling of conventional MOSFETs. In this paper, the electrical performance of rectangular and trapezoidal TG bulk FinFETs for 20 nm gate length has been analyzed using 3D numerical device simulator. It was found that changing the fin shape from rectangular to trapezoidal leads to reduction in Short Channel Effects like leakage current, drain induced barrier lowering and subthreshold swing. The effects of change in equivalent fin width while moving from rectangular to trapezoidal fin shape on the device performance has also been studied.

引用

页数：5

共 50 条

[41] High performance 35 nm gate length CMOS with NO oxynitride gate dielectric and Ni salicide
Inaba, S
Okano, K
Matsuda, S
Fujiwara, M
Hokazono, A
Adachi, K
Ohuchi, K
Suto, H
Fukui, H
Shimizu, T
Mori, S
Oguma, H
Murakoshi, A
Itani, T
Iinuma, T
Kudo, T
Shibata, H
Taniguchi, S
Takayanagi, M
Azuma, A
Oyamatsu, H
Suguro, K
Katsumata, Y
Toyoshima, Y
Ishiuchi, H
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2263 - 2270
[42] A 20 nm physical gate length NMOSFET with a 1.2 nm gate oxide fabricated by mixed dry and wet hard mask etching
Caillat, C
Deleonibus, S
Guegan, G
Heitzmann, M
Nier, ME
Tedesco, S
Dal'zotto, B
Martin, F
Mur, P
Papon, AM
Lecarval, G
Previtali, B
Toffoli, A
Allain, F
Biswas, S
Jourdan, F
Fugier, P
Dichiaro, JL
SOLID-STATE ELECTRONICS, 2002, 46 (03) : 349 - 352
[43] Mismatch trends in 20nm Gate-last bulk CMOS technology
Rahhal, Lama
Bajolet, Aurelie
Manceau, Jean-Philippe
Rosa, Julien
Ricq, Stephane
Lassere, Sebastien
Ghibaudo, Gerard
2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2014, : 133 - 136
[44] Assessment of III-V FinFETs at 20 nm node: A Process variation analysis
Pradhan, K. P.
Singh, D.
Mohapatra, S. K.
Sahu, P. K.
3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015), 2015, 57 : 454 - 459
[45] A Comprehensive Analysis of Junctionless Tri-Gate (TG) FinFET Towards Low-Power and High-Frequency Applications at 5-nm Gate Length
V. Bharath Sreenivasulu
Vadthiya Narendar
Silicon, 2022, 14 : 2009 - 2021
[46] A Comprehensive Analysis of Junctionless Tri-Gate (TG) FinFET Towards Low-Power and High-Frequency Applications at 5-nm Gate Length
Sreenivasulu, V. Bharath
Narendar, Vadthiya
SILICON, 2022, 14 (05) : 2009 - 2021
[47] High performance 27 nm gate length CMOS device with EOT 1.4nm gate oxynitride and strained technology
Xu, QX
He, X
Liu, M
Han, ZS
Chen, BQ
Yin, HX
Lin, G
Zhu, YJ
Ye, TC
Wu, DX
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 47 - 52
[48] Can ultra-thin Si FinFETs work well in the sub-10 nm gate-length region?
Liu, Shiqi
Yang, Jie
Xu, Lin
Li, Jingzhen
Yang, Chen
Li, Ying
Shi, Bowen
Pan, Yuanyuan
Xu, Linqiang
Ma, Jiachen
Yang, Jinbo
Lu, Jing
NANOSCALE, 2021, 13 (10) : 5536 - 5544
[49] An opposite side floating gate FLASH memory scalable to 20nm length
Lin, XN
Chan, MS
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 71 - 72
[50] Impact of cross-section of 10.4 nm gate length In0.53Ga0.47As FinFETs on metal grain variability
Seoane, N.
Indalecio, G.
Garcia-Loureiro, A. J.
Kalna, K.
2016 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2016, : 241 - 244

← 1 2 3 4 5 →