共 50 条
- [42] Electrical degradation mechanisms of nanoscale charge trap flash memories due to trapped charge in the oxide layer Journal of the Korean Physical Society, 2015, 67 : 533 - 536
- [44] NBTI in dual gate oxide PMOSFETs 2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 138 - 141
- [45] Process design for preventing the gate oxide thinning in the integration of dual gate oxide transistor JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2404 - 2409
- [46] Process design for preventing the gate oxide thinning in the integration of dual gate oxide transistor Kim, S.-H., 1600, Japan Society of Applied Physics (41):
- [48] Amorphous oxide semiconductor memory using high-k charge trap layer THIN FILM TRANSISTORS 10 (TFT 10), 2010, 33 (05): : 375 - 380
- [49] Zero-Bias Resonant Sensor with an Oxide-Nitride Layer as Charge Trap 2010 IEEE SENSORS, 2010, : 1024 - 1028
- [50] Modeling and characterization of direct-tunneling current in dual-layer ultrathin-gate dielectric films JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (04): : 1785 - 1793