Characterization of oxide trap density with the charge pumping technique in dual-layer gate oxide

被引:1
|
作者
Son, Younghwan [1 ]
Kim, Yoon [2 ]
Kang, Myounggon [3 ]
机构
[1] Samsung Elect, Semicond Res Ctr, San 16, Hwasung, Gyeonggi Do, South Korea
[2] Pusan Natl Univ, Dept Nanoenergy Engn, Busan 609735, South Korea
[3] Korea Natl Univ Transportat, Dept Elect Engn, 50 Daehak Ro, Chungju Si, Chungbuk, South Korea
来源
IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 08期
基金
新加坡国家研究基金会;
关键词
oxide traps; high-k; HfO2; charge pumping; SI-SIO2; INTERFACE;
D O I
10.1587/elex.14.20170141
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the simple multi-frequency charge pumping (CP) technique in conjunction with the tunneling model of trapped charges shows for profiling of the near-interface oxide traps in gate metal/high-k dielectric/ SiO2 interfacial layer stack structure. The methodological basis and the accurate model are introduced for analysis of measured multi-frequency CP data in dual-layer gate oxide. The whole models are derived from the fundamental physics and simplified method is introduced for extraction of the trap profile in the stacked gate dielectric from multi-frequency CP curves.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Electrical degradation mechanisms of nanoscale charge trap flash memories due to trapped charge in the oxide layer
    Koh, Kyoung Wook
    Kim, Dong Hun
    Ryu, Ju Tae
    Kim, Tae Whan
    Yoo, Keon-Ho
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2015, 67 (03) : 533 - 536
  • [42] Electrical degradation mechanisms of nanoscale charge trap flash memories due to trapped charge in the oxide layer
    Kyoung Wook Koh
    Dong Hun Kim
    Ju Tae Ryu
    Tae Whan Kim
    Keon-Ho Yoo
    Journal of the Korean Physical Society, 2015, 67 : 533 - 536
  • [43] Optimizing the lean hydrocarbon NOx trap: Sequential and dual-layer configurations
    Malamis, Sotirios A.
    Harold, Michael P.
    CATALYSIS TODAY, 2021, 360 : 388 - 400
  • [44] NBTI in dual gate oxide PMOSFETs
    Chaparala, P
    Brisbin, D
    Shibley, J
    2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 138 - 141
  • [45] Process design for preventing the gate oxide thinning in the integration of dual gate oxide transistor
    Kim, SH
    Kim, SH
    Kim, SE
    Kim, MS
    Park, JH
    Kim, ES
    Kim, JT
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2404 - 2409
  • [46] Process design for preventing the gate oxide thinning in the integration of dual gate oxide transistor
    Kim, Seong-Ho
    Kim, Sung-Hoan
    Kim, Sung-Eun
    Kim, Myung-Soo
    Park, Joo-Han
    Kim, Eun-Soo
    Kim, Jin-Tae
    Kim, S.-H., 1600, Japan Society of Applied Physics (41):
  • [47] Evaluation of gadolinium oxide as a blocking layer of charge-trap flash memory cell
    Pu, Jing
    Kim, Sun-Jung
    Kim, Young-Sun
    Cho, Byung Jin
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2008, 11 (09) : H252 - H254
  • [48] Amorphous oxide semiconductor memory using high-k charge trap layer
    Rha, S. -H.
    Jung, J. S.
    Kim, J. H.
    Kim, U. K.
    Chung, Y. J.
    Jung, H. -S
    Lee, S. Y.
    Hwang, C. S.
    THIN FILM TRANSISTORS 10 (TFT 10), 2010, 33 (05): : 375 - 380
  • [49] Zero-Bias Resonant Sensor with an Oxide-Nitride Layer as Charge Trap
    Park, Kwan Kyu
    Kupnik, Mario
    Lee, Hyunjoo J.
    Oralkan, Oemer
    Khuri-Yakub, Butrus T.
    2010 IEEE SENSORS, 2010, : 1024 - 1028
  • [50] Modeling and characterization of direct-tunneling current in dual-layer ultrathin-gate dielectric films
    Wong, Hei
    Iwai, Hiroshi
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (04): : 1785 - 1793