NBTI in dual gate oxide PMOSFETs

被引:7
|
作者
Chaparala, P [1 ]
Brisbin, D [1 ]
Shibley, J [1 ]
机构
[1] Natl Semicond Corp, Adv Proc Technol Dev, Santa Clara, CA 95052 USA
来源
2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE | 2003年
关键词
D O I
10.1109/PPID.2003.1200942
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In advanced analog and mixed signal applications, Negative Bias Temperature Instability (NBTI) in dual gate oxide (DGO) technologies poses significant challenges for process development and robust analog circuit design. In this paper, Vt mismatch shift due to NBTI in a cascode current mirror is examined. The impact of stress time, temperature, gate voltage, drain voltage, and annealing on NBTI degradation is investigated over wide range of stress conditions. Proper process trade-offs must be made to reduce NBTI degradation while integrating a DGO module into a high performance CMOS core process.
引用
收藏
页码:138 / 141
页数:4
相关论文
共 50 条
  • [1] SILC and NBTI in pMOSFETs with ultrathin SiON gate dielectrics
    Tsujikawa, Shimpei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 524 - 530
  • [2] NBTI mechanism explored on the back gate bias for pMOSFETs
    Chen, MG
    Li, JS
    Jiang, C
    Liu, CH
    Su, KC
    Chang, YJ
    2003 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2003, : 131 - 132
  • [3] Characteristics of NBTI in pMOSFETs with Thermally and Plasma Nitrided Gate Oxides
    Liu, W. J.
    Liu, Z. Y.
    Luo, Y.
    Jiao, G. F.
    Huang, X. Y.
    Huang, D.
    Liao, C. C.
    Zhang, L. F.
    Gan, Z. H.
    Wong, W.
    Li, Ming-Fu
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 648 - +
  • [4] Mechanism of dynamic NBTI of pMOSFETs
    Zhu, B
    Suehle, JS
    Bernstein, JB
    Chen, Y
    2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 113 - 117
  • [5] A Comparative Study of NBTI and RTN Amplitude Distributions in High-κ Gate Dielectric pMOSFETs
    Chiu, J. P.
    Chung, Y. T.
    Wang, Tahui
    Chen, Min-Cheng
    Lu, C. Y.
    Yu, K. F.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 176 - 178
  • [6] SILC during NBTI stress in PMOSFETs with ultra-thin SiON gate dielectrics
    Cao, Yan-Rong
    Hao, Yue
    Ma, Xiao-Hua
    Yu, Lei
    Hu, Shi-Gang
    CHINESE PHYSICS LETTERS, 2008, 25 (04) : 1427 - 1430
  • [7] The contribution of HfO2 bulk oxide traps to dynamic NBTI in PMOSFETs
    Zhu, B
    Suehle, JS
    Vogel, E
    Bernstein, JB
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 533 - 537
  • [8] NBTI and hot-carrier effects in accumulation-mode Pi-gate pMOSFETs
    Lee, Chi-Woo
    Ferain, Isabelle
    Afzalian, Aryan
    Yan, Ran
    Dehdashti, Nima
    Razavi, Pedram
    Colinge, Jean-Pierre
    Park, Jong Tae
    MICROELECTRONICS RELIABILITY, 2009, 49 (9-11) : 1044 - 1047
  • [9] Superior NBTI Reliability of SiGe Channel pMOSFETs: Replacement Gate, FinFETs, and impact of Body Bias
    Franco, J.
    Kaczer, B.
    Eneman, G.
    Roussel, Ph. J.
    Grasser, T.
    Mitard, J.
    Ragnarsson, L. -A.
    Cho, M.
    Witters, L.
    Chiarella, T.
    Togo, M.
    Wang, W. -E
    Hikavyy, A.
    Loo, R.
    Horiguchi, N.
    Groeseneken, G.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [10] Evidence for bulk trap generation during NBTI phenomenon in pMOSFETs with ultrathin SiON gate dielectrics
    Tsujikawa, S
    Yugami, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 51 - 55