Electrical characterization by sub-micron probing technique on 90nm CMOS technology for failure analysis

被引:0
|
作者
Giret, C [1 ]
Faure, D [1 ]
机构
[1] Texas Instruments France, Nice Device Anal Lab, F-06271 Villeneuve, France
关键词
D O I
10.1109/IPFA.2004.1345621
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the failure mechanism becomes more complex with IC technology progression, the Failure Analysis (FA) needs electrical characterization of die internal transistor to fault identification and discrimination of various defect types. The Sub-Micron Probing (SMP) with 4 needles allows all electrical characteristics measurements of single transistor and leads to accurate results in FA with a best root cause understanding. This paper presents the effectiveness of the 4 needles-SMP technique and reports experimental results during the threshold voltage/BVDSS measurements of the 6 transistors of RAM cell on a 90nm CMOS technology in the Nice Device Analysis Laboratory (NDAL) of Texas Instruments France.
引用
收藏
页码:271 / 274
页数:4
相关论文
共 50 条
  • [1] NBTI reliability analysis for a 90nm CMOS technology
    Puchner, H
    Hinh, L
    [J]. ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 257 - 260
  • [2] Comparative analysis of comparators in 90nm CMOS Technology
    Khatak, Anil
    Kumar, Manoj
    Dhull, Sanjeev
    [J]. 2018 INTERNATIONAL CONFERENCE ON POWER ENERGY, ENVIRONMENT AND INTELLIGENT CONTROL (PEEIC), 2018, : 493 - 500
  • [3] 90nm generation RF CMOS technology
    Stamper, Anthony
    Bolam, Ronald
    Coolbaugh, Douglas
    Chanda, Kaushik
    Collins, David
    Dunn, James
    He, Zhong-Xiang
    Erturk, Mete
    Eshun, Ebenezer
    Lindgren, Peter
    McDevitt, Thomas
    Moon, Matthew
    Porth, Bruce
    Rathore, Hazara
    Onge, Stephen St.
    Snavely, Colleen
    Tiersch, Matthew
    Winslow, Arthur
    Zwonik, Robert
    [J]. ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 363 - 369
  • [4] Development of Pixel Detector in Novel Sub-micron Technology SOI CMOS 200 nm
    Bugiel, Szymon
    Dasgupta, Roma
    Glab, Sebastian
    Idzik, Marek
    Kapusta, Piotr
    [J]. 2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 205 - 208
  • [5] Design and Analysis of Charge Pump for PLL at 90nm CMOS Technology
    Chandra, Ravi
    Anurag
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ENGINEERING & COMPUTATIONAL SCIENCES (RAECS), 2015,
  • [6] Power analysis of Flash-ADC in 90nm CMOS Technology
    Khatak, Anil
    Kumar, Manoj
    Dhull, Sanjeev
    [J]. 2018 INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY, ELECTRONICS, AND COMPUTING SYSTEMS (SEEMS), 2018,
  • [7] A 0.02mm2 Sub-Sampling PLL with Spur Reduction Technique in 90nm CMOS Technology
    Cheng, Sheng-Jen
    Qiu, You-Rong
    Hong, Chung-Hung
    Liu, Wei-Yi
    Li, Chia Hsuan
    Chen, Chung-Ping
    [J]. 2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [8] Application of atomic force probing on 90nm DRAM cell failure analysis
    Yeh, Yu-Ching
    Lin, Chia-Lung
    Chen, Bi-Jen
    Tseng, Yuan-Wei
    Russell, Jeremy D.
    [J]. IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 340 - +
  • [9] Performance Analysis and Simulation of Spiral and Active Inductor in 90nm CMOS Technology
    Sayem, Ahmed S.
    Rashid, Sakera
    Akter, Sohely
    Faruqe, Omar
    Hossam-E-Haider, Md
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 570 - 575
  • [10] Investigation on metal pillar defect in sub-micron CMOS technology
    You, Young Seon
    Kim, Nam Sung
    Yew, Wong Wing
    Ho, Eng Keong
    Chua, Chun Peng
    Lee, Yang Bum
    Se, Kwang Leong
    Son, Dong Ju
    Shukla, Dhruva
    Mukhopadhyay, M.
    Pey, Kin San
    [J]. ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 443 - 446