A new analytical model of SRAM cell stability in low-voltage operation

被引:5
|
作者
Ichikawa, T
Sasaki, M
机构
[1] Device Development Department, MOS I SI Div., Semiconductor Company, Sony Corporation
关键词
D O I
10.1109/16.477593
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new analytical model of MOS SRAM ceh stability is presented as the measure of cell stability in low-voltage operation. The model individually deals with transistor parameters together with parasitic resistance in the cell, Mutual effects of cell-parameter variation on the lower limit of supply voltage is clarified for the first time. The V-CCmin's of a conventional cell and a split wordline (SWL) cell are evaluated under the consideration of fabricated ceh patterns, and superiority of the SWL cell is shown. This superiority is mainly attributed to its simple layout of the MOSFET's in the cell rather than its symmetrical layout.
引用
收藏
页码:54 / 61
页数:8
相关论文
共 50 条
  • [41] Variability Study for Low-Voltage Microelectromechanical Relay Operation
    Osoba, Benjamin
    Saha, Bivas
    Almeida, Sergio F.
    Patil, Jatin
    Brandt, Laura E.
    Roots, Maurice E. D.
    Acosta, Edgar
    Wu, Junqiao
    Liu, Tsu-Jae King
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (04) : 1529 - 1534
  • [42] A Study on Empirical Operation of Low-Voltage Distribution Network
    Ko, Byoung-Sun
    Cha, Dae-Seak
    Chae, Sang-Heon
    Choi, Jung-Sik
    [J]. Transactions of the Korean Institute of Electrical Engineers, 2024, 73 (06): : 1053 - 1062
  • [43] A C-Switch cell for low-voltage operation and high-density SRAMs
    Kuriyama, H
    Ishigaki, Y
    Fujii, Y
    Maegawa, S
    Maeda, S
    Miyamoto, S
    Tsutsumi, K
    Miyoshi, H
    [J]. IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 279 - 282
  • [44] Reduced-Order Model and Stability Analysis of Low-Voltage DC Microgrid
    Anand, Sandeep
    Fernandes, B. G.
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (11) : 5040 - 5049
  • [45] New low-voltage varistor composites
    GlatzReichenbach, J
    Meyer, B
    Strumpler, R
    KlugeWeiss, P
    Greuter, F
    [J]. JOURNAL OF MATERIALS SCIENCE, 1996, 31 (22) : 5941 - 5944
  • [46] A NEW LOW-VOLTAGE BREAKDOWN DIODE
    WIDLAR, R
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 39 - &
  • [47] A low-voltage loadless 4N SRAM with smart hidden refresh
    Huang, HY
    Yen, TS
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 251 - 252
  • [48] Fundamental Thermal Limits on Data Retention in Low-Voltage CMOS Latches and SRAM
    Rezaei, Elahe
    Donato, Marco
    Patterson, William R.
    Zaslavsky, Alexander
    Bahar, R. Iris
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (03) : 488 - 497
  • [49] A bit-line leakage compensation scheme for low-voltage SRAM's
    Agawa, K
    Hara, H
    Takayanagi, T
    Kuroda, T
    [J]. 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 70 - 71
  • [50] Evaluation of Low-Voltage SRAM for Error-Resilient Augmented Reality Applications
    Wu, Tony F.
    Kim, Doyun
    Morris, Daniel H.
    Beigne, Edith
    [J]. 2021 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2021), 2021, : 247 - 249