A new analytical model of SRAM cell stability in low-voltage operation

被引：5
|
作者：
Ichikawa, T
Sasaki, M
机构：
[1] Device Development Department, MOS I SI Div., Semiconductor Company, Sony Corporation
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1996年 / 43卷 / 01期
关键词：
D O I：
10.1109/16.477593
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new analytical model of MOS SRAM ceh stability is presented as the measure of cell stability in low-voltage operation. The model individually deals with transistor parameters together with parasitic resistance in the cell, Mutual effects of cell-parameter variation on the lower limit of supply voltage is clarified for the first time. The V-CCmin's of a conventional cell and a split wordline (SWL) cell are evaluated under the consideration of fabricated ceh patterns, and superiority of the SWL cell is shown. This superiority is mainly attributed to its simple layout of the MOSFET's in the cell rather than its symmetrical layout.
引用
收藏
页码：54 / 61
页数：8
相关论文
共 50 条
  • [11] Failure analysis of 6T SRAM on low-voltage and high-frequency operation
    Ikeda, S
    Yoshida, Y
    Ishibashi, K
    Mitsui, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1270 - 1276
  • [12] Cell libraries for robust low-voltage operation in nanometer technologies
    Gemmeke, Tobias
    Ashouei, Maryam
    Liu, Bo
    Meixner, Michael
    Noll, Tobias G.
    de Groot, Harmke
    [J]. SOLID-STATE ELECTRONICS, 2013, 84 : 132 - 141
  • [13] Analytical Stability Modeling for CMOS Latches in Low Voltage Operation
    Kamakari, Tatsuya
    Shiomi, Jun
    Ishihara, Tohru
    Onodera, Hidetoshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12) : 2463 - 2472
  • [14] Low-Voltage 9T FinFET SRAM Cell for Low-Power Applications
    Moradi, Farshad
    Tohidi, Mohammad
    [J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015,
  • [15] Low-Voltage 9T FinFET SRAM Cell for Low-Power Applications
    Moradi, Farshad
    Tohidi, Mohammad
    [J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 149 - 153
  • [16] A Double-Feedback 8T SRAM Bitcell for Low-Voltage Low-Leakage Operation
    Vaknin, Afik
    Yona, Ortal
    Teman, Adam
    [J]. 2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [17] A 512 Kbit low-voltage NV-SRAM with the size of a conventional SRAM
    Miwa, T
    Yamada, J
    Koike, H
    Nakura, T
    Kobayashi, S
    Kasai, N
    Toyoshima, H
    [J]. 2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 129 - 132
  • [18] HFET provides low-voltage operation
    不详
    [J]. MICROWAVES & RF, 1998, 37 (05) : 62 - 62
  • [19] LOW-VOLTAGE OPERATION OF A HIGH-RESISTIVITY LOAD SOI SRAM CELL BY REDUCED BACK-GATE-BIAS EFFECT
    YAMAGUCHI, Y
    TAKAHASHI, J
    YAMAGUCHI, T
    WADA, T
    IWAMATSU, T
    JOACHIM, HO
    INOUE, Y
    NISHIMURA, T
    TSUBOUCHI, N
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 812 - 817
  • [20] A C-switch cell for low-voltage and high-density SRAM's
    Kuriyama, H
    Ishigaki, Y
    Fujii, Y
    Maegawa, S
    Maeda, S
    Miyamoto, S
    Tsutsumi, K
    Miyoshi, H
    Yasuoka, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2483 - 2488
12345