A C-switch cell for low-voltage and high-density SRAM's

被引：24

作者：

Kuriyama, H ^{[1
]}

Ishigaki, Y ^{[1
]}

Fujii, Y ^{[1
]}

Maegawa, S ^{[1
]}

Maeda, S ^{[1
]}

Miyamoto, S ^{[1
]}

Tsutsumi, K ^{[1
]}

Miyoshi, H ^{[1
]}

Yasuoka, A ^{[1
]}

机构：

[1] Mitsubishi Elect Corp, ULSI Lab, Itami, Hyogo 6648641, Japan

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1998年 / 45卷 / 12期

关键词：

D O I：

10.1109/16.735725

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a novel static random access memory (SRAM) cell named complementary-switch (C-Switch) cell. The proposed SRAM cell features: 1) C-Switch in which an bn-channel bulk transistor and a p-channel TFT are combined in parallel; 2) single-bit-line architecture; 3) gate-all-around TFT (GAT) with large ON-current of mu A order. With these three features, the proposed cell enjoys stability at 1.5 V and is 16% smaller in size than conventional cells. The C-Switch cell is built with only a triple poly-Si and one metal process using 0.3 mu m design rules.

引用

页码：2483 / 2488

页数：6

共 50 条

[1] A C-Switch cell for low-voltage operation and high-density SRAMs
Kuriyama, H
Ishigaki, Y
Fujii, Y
Maegawa, S
Maeda, S
Miyamoto, S
Tsutsumi, K
Miyoshi, H
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 279 - 282
[2] High-Yield Design of High-Density SRAM for Low-Voltage and Low-Leakage Operations
Dhori, Kedar Janardan
Chawla, Hitesh
Kumar, Ashish
Pandey, Pashant
Kumar, Promod
Ciampolini, Lorenzo
Cacho, Florian
Croain, Damien
2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 7 - 12
[3] A NEW HIGH-DENSITY LOW-VOLTAGE SSIMOS EEPROM CELL
IPRI, AC
STEWART, RG
FARAONE, L
CARTWRIGHT, JM
SCHLESIER, KM
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (04) : 758 - 765
[4] Switching pMOS Sense Amplifier for High-Density Low-Voltage Single-Ended SRAM
Jeong, Hanwool
Kim, Taewon
Kang, Kyoman
Song, Taejoong
Kim, Gyuhong
Won, Hyo-Sig
Jung, Seong-Ook
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (06) : 1555 - 1563
[5] Low-voltage and high-speed operation for high-density SRAMs by BBC cell
Maki, Y
Honda, H
Morimoto, R
Sato, H
Nagaoka, H
Wada, T
Arita, Y
Tsutsumi, K
Miyoshi, H
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 859 - 862
[6] LATEST DRAM TECHNOLOGY FOR LOW-VOLTAGE, HIGH-DENSITY COMPUTING
不详
ELECTRONIC PRODUCT DESIGN, 1995, 16 (09): : S13 - S13
[7] Design issues and insights for low-voltage high-density SOI DRAM
Fossum, JG
Chiang, MH
Houston, TW
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1055 - 1062
[8] LOW-VOLTAGE SWITCH
KHAZANOV, S
ELECTRONICS WORLD & WIRELESS WORLD, 1990, 96 (1649): : 213 - 213
[9] A hierarchical sensing scheme (HSS) of high-density and low-voltage operation SRAMs
Haraguchi, Y
Wada, T
Arita, Y
1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 79 - 80
[10] Challenges and Directions for Low-Voltage SRAM
Qazi, Masood
Sinangil, Mahmut E.
Chandrakasan, Anantha P.
IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (01): : 32 - 43

← 1 2 3 4 5 →