A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

被引：19
|
作者：
Varzaghani, A [1 ]
Yang, CKK [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA USA
来源：
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词：
analog-to-digital converter; signal-to-noise ratio; pipeline; resolution; effective number of bits; CMOS;
D O I：
10.1109/VLSIC.2004.1346585
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a high-speed low-to-medium resolution analog-to-digital converter with closed-loop pipeline structure has been investigated. We demonstrate a single-path 60OMS/s, 5bit ADC. It is optimally designed to meet the requirements of a serial-link receiver. For high input-bandwidth, total inputcapacitance is only 170fF. At high frequencies, to improve resolution beyond the amplifier-settling limit, the reference voltage of each pipeline-stage is digitally tuned. The chip is fabricated in 0.18mum. CMOS technology and consumes 70mW at 1.8V power-supply.
引用
收藏
页码：276 / 279
页数：4
相关论文
共 50 条
  • [41] A 1.5V 10-b 30-MS/s CMOS pipelined analog-to-digital converter
    Lu, Chi-Chang
    Wu, Jyun-Y
    Lee, Tsung-Sum
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1955 - +
  • [42] 10-GS/s 5-bit Real-Time Optical Quantization for Photonic Analog-to-Digital Conversion
    Satoh, Takema
    Takahashi, Koji
    Matsui, Hideki
    Itoh, Kazuyoshi
    Konishi, Tsuyoshi
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2012, 24 (10) : 830 - 832
  • [43] 100-GS/s 5-Bit Real-Time Optical Quantization for Photonic Analog-to-Digital Conversion
    Satoh, Takema
    Itoh, Kazuyoshi
    Konishi, Tsuyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (02): : 223 - 226
  • [44] A 10 bit 12.8 MS/s SAR Analog-to-Digital Converter in a 250 nm SiGe BiCMOS Technology
    Digel, Johannes
    Groezing, Markus
    Berroth, Manfred
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
  • [45] An 12-bit 80ms/s 110mW floating analog-to-digital converter
    Wang, HW
    Chan, CF
    Choy, CS
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 137 - 140
  • [46] 5V 8b 40MSample/s pipelined analog-to-digital converter
    Xue, L
    Shen, YZ
    Zhang, XM
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1559 - 1562
  • [47] A 1.33 Gsps 5-bit 2 Stage Pipelined Flash Analog to Digital Converter for UWB Targeting 8 stage Time Interleaving Architecture
    Sivakumar, Balasubramanian
    Vydhyanathan, Athreya
    Ismail, Mohammed
    2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 189 - +
  • [48] A 6-bit 100-MS/s Fully-Digital Time-Based Analog-to-Digital Converter
    Rivandi, Hassan
    Shakibaee, Fatemeh
    Saberi, Mehdi
    2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 412 - 415
  • [49] Design of Sample and Hold for 16 bit 5 Ms/S Pipeline Analog to Digital Converter
    Mohapatra, Satyajit
    Gupta, Hari Shanker
    Mohapatra, Nihar R.
    Mehta, Sanjeev
    Chowdhury, Arup Roy
    PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
  • [50] The design of a 1.5V, 10-bit, 10Msamples/s low power pipelined analog-to-digital converter
    Chiang, JS
    Chiang, MD
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 443 - 446
12345