A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

被引：19
|
作者：
Varzaghani, A [1 ]
Yang, CKK [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA USA
来源：
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词：
analog-to-digital converter; signal-to-noise ratio; pipeline; resolution; effective number of bits; CMOS;
D O I：
10.1109/VLSIC.2004.1346585
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a high-speed low-to-medium resolution analog-to-digital converter with closed-loop pipeline structure has been investigated. We demonstrate a single-path 60OMS/s, 5bit ADC. It is optimally designed to meet the requirements of a serial-link receiver. For high input-bandwidth, total inputcapacitance is only 170fF. At high frequencies, to improve resolution beyond the amplifier-settling limit, the reference voltage of each pipeline-stage is digitally tuned. The chip is fabricated in 0.18mum. CMOS technology and consumes 70mW at 1.8V power-supply.
引用
收藏
页码：276 / 279
页数：4
相关论文
共 50 条
  • [21] Graphene Nanoribbons Based 5-Bit Digital-to-Analog Converter
    Dumitru, Florin-Silviu
    Cucu-Laurenciu, Nicoleta
    Matei, Alexandru
    Enachescu, Marius
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 248 - 254
  • [22] An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration
    Ming, J
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (10) : 1489 - 1497
  • [23] 12-Bit 200 MS/s Switched-Current Pipelined Analog-to-Digital Converter for High-Speed DSL
    Sung, Guo-Ming
    Weng, Jing-Yan
    Tsai, Ming-Chang
    Wang, Yue-Chi
    2021 30TH WIRELESS AND OPTICAL COMMUNICATIONS CONFERENCE (WOCC 2021), 2021, : 127 - 131
  • [24] 8-bit 5-MS/s Analog-to-Digital Converter for Pixel-Level Integration
    Hansen, Karsten
    Reckleben, Christian
    Kalavakuru, Pradeep
    Szymanski, Janusz
    Diehl, Inge
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (05) : 3843 - 3851
  • [25] A 16-bit serial analog-to-digital converter module with optical output
    Gupta, D
    Gaidarenko, DV
    Rylov, SV
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3030 - 3033
  • [26] A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration
    Wang, XY
    Hurst, PJ
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 1799 - 1808
  • [27] A IMS/S 16-BIT ANALOG-TO-DIGITAL CONVERTER
    IMAMURA, M
    IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE //: IMTC / PERVASIVE I & M TECHNOLOGY, 1989, : 6 - 9
  • [28] An 8-bit 200 MS/s CMOS folding/interpolating analog-to-digital converter
    Heo, SC
    Jang, YC
    Park, SH
    Park, HJ
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04): : 676 - 681
  • [29] Toward Tera-sample/s 5-bit All-optical Analog-to-digital Conversion
    Miyoshi, Yuji
    Takagi, Seiki
    Nagaeda, Hiroshi
    Namiki, Shu
    Kitayama, Ken-ichi
    OFC: 2009 CONFERENCE ON OPTICAL FIBER COMMUNICATION, VOLS 1-5, 2009, : 944 - +
  • [30] A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter
    Guanghua Shu
    Yao Guo
    Junyan Ren
    Mingjun Fan
    Fan Ye
    Analog Integrated Circuits and Signal Processing, 2011, 67 : 95 - 102
12345