A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

被引：19
|
作者：
Varzaghani, A [1 ]
Yang, CKK [1 ]
机构：
[1] Univ Calif Los Angeles, Los Angeles, CA USA
来源：
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词：
analog-to-digital converter; signal-to-noise ratio; pipeline; resolution; effective number of bits; CMOS;
D O I：
10.1109/VLSIC.2004.1346585
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Design of a high-speed low-to-medium resolution analog-to-digital converter with closed-loop pipeline structure has been investigated. We demonstrate a single-path 60OMS/s, 5bit ADC. It is optimally designed to meet the requirements of a serial-link receiver. For high input-bandwidth, total inputcapacitance is only 170fF. At high frequencies, to improve resolution beyond the amplifier-settling limit, the reference voltage of each pipeline-stage is digitally tuned. The chip is fabricated in 0.18mum. CMOS technology and consumes 70mW at 1.8V power-supply.
引用
收藏
页码：276 / 279
页数：4
相关论文
共 50 条
  • [11] A PIPELINED 13-BIT, 250-KS/S, 5-V ANALOG-TO-DIGITAL CONVERTER
    SUTARJA, S
    GRAY, PR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) : 1316 - 1323
  • [12] A 30MS/S 12-BIT ANALOG-TO-DIGITAL CONVERTER
    IMAMURA, M
    KUSAYANAGI, N
    IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE //: IMTC / PERVASIVE I & M TECHNOLOGY, 1989, : 10 - 12
  • [13] A 1-MS/S 16-BIT ANALOG-TO-DIGITAL CONVERTER
    IMAMURA, M
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1990, 39 (01) : 66 - 70
  • [14] A. 600-MS/s 5-bit pipeline A/D converter using digital reference calibration
    Varzaghani, A
    Yang, CKK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (02) : 310 - 319
  • [15] Experimental demonstration of 5-bit phase-shifted all-optical analog-to-digital converter
    Wang, Yang
    Dou, Yujie
    Zhang, Hongming
    CHINESE OPTICS LETTERS, 2013, 11 (04)
  • [16] Experimental demonstration of 5-bit phase-shifted all-optical analog-to-digital converter
    王杨
    窦玉杰
    张洪明
    Chinese Optics Letters, 2013, 11 (04) : 81 - 82
  • [17] A 13 bit 20 Ms/s current mode pipelined analog to digital converter
    Bilhan, H
    Gosney, MW
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 186 - 189
  • [18] A 12 bit 100 MS/s pipelined analog to digital converter without calibration
    Cai Xiaobo
    Li Fule
    Zhang Chun
    Wang Zhihua
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (11) : 1150071 - 1150075
  • [19] 13 bit 20 Ms/s current mode pipelined analog to digital converter
    Bilhan, Haydar
    Gosney, W.Milton
    Biennial University/Government/Industry Microelectronics Symposium - Proceedings, 1999, : 131 - 138
  • [20] A pipelined 12-bit analog-to-digital converter with continuous on-chip digital correction
    Ekekwe, Ndubuisi
    Ekenedu, Chinyeaka
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 669 - +
12345