5V 8b 40MSample/s pipelined analog-to-digital converter

被引：0
|
作者：
Xue, L [1 ]
Shen, YZ [1 ]
Zhang, XM [1 ]
机构：
[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年
关键词：
A/D; pipelined; bootstrap; bottom-plate sampling;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 5V 8b 40Msamples/s pipelined A/D converter is presented. The A/D converter contains seven stages and each stage realizes a resolution of 1.5bit. To reduce both linear and nonlinear errors, bottom-plate sampling, bootstrap and digital correction techniques are applied in ADC design. Accurate clocks are necessary for those techniques. Experiment results are obtained, with 1MHz input signal, the ADC acquired SNDR of 48.2dB SFDR of 58.2dB and 7.8 ENOB. The chip is fabricated in 0.35 m N-well CMOS technology and occupies an area of 4 mm2.
引用
收藏
页码：1559 / 1562
页数：4
相关论文
共 50 条
  • [1] A PIPELINED 5-MSAMPLE/S 9-BIT ANALOG-TO-DIGITAL CONVERTER
    LEWIS, SH
    GRAY, PR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 954 - 961
  • [2] An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration
    Ming, J
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (10) : 1489 - 1497
  • [3] A 3V switched-current pipelined analog-to-digital converter in a 5V CMOS process
    Jonsson, BE
    Tenhunen, H
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 351 - 354
  • [4] A 12-bit 1-Msample/s Pipelined Analog-to-Digital Converter
    Yadav, Ashutosh
    Tripathi, Rahul Kumar
    Srivastava, Rajesh Kumar
    Rana, Parveen
    Jatana, H. S.
    Roy, J. N.
    JOURNAL OF SPACECRAFT TECHNOLOGY, 2009, 19 (01): : 9 - 17
  • [5] 3V switched-current pipelined analog-to-digital converter in a 5V CMOS process
    Jonsson, Bengt E.
    Tenhunen, Hannu
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [6] A 9-b 40-MSample/s reconfigurable pipeline analog-to-digital converter
    Liu, H
    Hassoun, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (07) : 449 - 456
  • [7] A 10-B 20-MSAMPLE/S ANALOG-TO-DIGITAL CONVERTER
    LEWIS, SH
    FETTERMAN, HS
    GROSS, GF
    RAMACHANDRAN, R
    VISWANATHAN, TR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 351 - 358
  • [8] A 9-b 400 msample/s pipelined analog-to-digital converter in 90nm CMOS1
    Peach, CT
    Ravi, A
    Bishop, R
    Soumyanath, K
    Allstot, DJ
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 535 - 538
  • [9] A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration
    Wang, XY
    Hurst, PJ
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 1799 - 1808
  • [10] An 8-bit, 1.8 V, 20 MSample/s analog-to-digital converter using low gain opamps
    Beck, DR
    Allstot, DJ
    Garrity, D
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 853 - 856
12345