5V 8b 40MSample/s pipelined analog-to-digital converter

被引：0
|
作者：
Xue, L [1 ]
Shen, YZ [1 ]
Zhang, XM [1 ]
机构：
[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年
关键词：
A/D; pipelined; bootstrap; bottom-plate sampling;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 5V 8b 40Msamples/s pipelined A/D converter is presented. The A/D converter contains seven stages and each stage realizes a resolution of 1.5bit. To reduce both linear and nonlinear errors, bottom-plate sampling, bootstrap and digital correction techniques are applied in ADC design. Accurate clocks are necessary for those techniques. Experiment results are obtained, with 1MHz input signal, the ADC acquired SNDR of 48.2dB SFDR of 58.2dB and 7.8 ENOB. The chip is fabricated in 0.35 m N-well CMOS technology and occupies an area of 4 mm2.
引用
收藏
页码：1559 / 1562
页数：4
相关论文
共 50 条
  • [31] A 6-bit 500-Ms/s digital self-calibrated pipelined analog-to-digital converter
    Chen, YH
    Lee, TC
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 98 - 101
  • [32] The design of a 1.5V, 10-bit, 10Msamples/s low power pipelined analog-to-digital converter
    Chiang, JS
    Chiang, MD
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 443 - 446
  • [33] A 16 Bit 125 MS/s Pipelined Analog-to-Digital Converter with a Digital Foreground Calibration Based on Capacitor Reuse
    Zhang, Zhenwei
    Hu, Yizhe
    Lang, Lili
    Dong, Yemin
    ELECTRONICS, 2024, 13 (08)
  • [34] A 45V 10-b Electrode Monitoring Analog-to-Digital Converter
    Lee, Edward K. F.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1238 - 1241
  • [35] 8-BIT ANALOG-TO-DIGITAL CONVERTER CHIP HANDLES SIGNALS EXCEEDING 40 MHZ
    COHEN, CL
    ELECTRONICS, 1984, 57 (05): : 84 - &
  • [36] A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter
    Guanghua Shu
    Yao Guo
    Junyan Ren
    Mingjun Fan
    Fan Ye
    Analog Integrated Circuits and Signal Processing, 2011, 67 : 95 - 102
  • [37] A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter
    Shu, Guanghua
    Guo, Yao
    Ren, Junyan
    Fan, Mingjun
    Ye, Fan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (01) : 95 - 102
  • [38] 8-bit 5-MS/s Analog-to-Digital Converter for Pixel-Level Integration
    Hansen, Karsten
    Reckleben, Christian
    Kalavakuru, Pradeep
    Szymanski, Janusz
    Diehl, Inge
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (05) : 3843 - 3851
  • [39] A 2.5-V, 12-b, 5-Msample/s pipelined CMOS ADC
    Yu, PC
    Lee, HS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (12) : 1854 - 1861
  • [40] A 2.5V 12b 5MSample/s pipelined CMOS ADC
    Yu, PC
    Lee, HS
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 314 - 315
12345