Low Clamping Voltage Protection for Improvements of Powered ESD Robustness

被引：0
|
作者：
Narita, Koki [1 ]
Okushima, Mototsugu [1 ]
机构：
[1] Renesas Elect Corp, 5-20-1 Josuihon Cho, Kodaira, Tokyo 1878588, Japan
来源：
2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An on-chip protection for improvements of powered ESD robustness is presented. The proposed power clamp achieved to reduce the clamping voltage against powered ESD events compared to a conventional RC-triggered clamp by extending of the big-MOS active time with also consideration to false activation.
引用
收藏
页数：8
相关论文
共 50 条
  • [31] Robustness of ESD Protection Structures against Automotive Transient Disturbances
    Deutschmann, Bernd
    Magrini, Filippo
    Cao, Yiqun
    2010 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & TECHNICAL EXHIBITION ON EMC RF/MICROWAVE MEASUREMENTS & INSTRUMENTATION, 2010, : 1028 - 1031
  • [32] Modified Low-Voltage Triggered Silicon-Controlled Rectifier for ESD Protection
    Yang, Zhaonian
    Qi, Changlin
    Fu, Dongbing
    Pu, Shi
    Wang, Xin
    Yang, Yuan
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (05) : 746 - 749
  • [33] Predicting the impact of transient voltage suppressor used for ESD protection on the low noise amplifier
    Zhou Mengxia
    Zhao Yang
    Zhang Cheng
    Liu Xingfa
    Wu Xianqiang
    Sun Yiqun
    Yan Wei
    MICROELECTRONICS JOURNAL, 2021, 113
  • [34] Improved Low-Voltage-Triggered SCR Structure for RF-ESD Protection
    Ma, Fei
    Han, Yan
    Dong, Shurong
    Miao, Meng
    Liang, Hailiang
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) : 1050 - 1052
  • [35] Design and Analysis of Low-Voltage Low-Parasitic ESD Protection for RF ICs in CMOS
    Liu, Jian
    Wang, Xin
    Zhao, Hui
    Fang, Qiang
    Wang, Albert
    Lin, Lin
    Tang, He
    Fan, Siqiang
    Zhao, Bin
    Wen, Shi-Jie
    Wong, Richard
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (05) : 1100 - 1110
  • [36] Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity
    Tang, Kai-Neng
    Liao, Seian-Feng
    Ker, Ming-Dou
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 325 - 328
  • [37] SCR-based ESD protection device with low trigger and high robustness for I/O clamp
    Koo, Yong Seo
    Lee, Kwang Yeob
    IEICE ELECTRONICS EXPRESS, 2012, 9 (03): : 200 - 205
  • [38] Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection
    Liao, Seian-Feng
    Tang, Kai-Neng
    Ker, Ming-Dou
    Yeh, Jia-Rong
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 185 - 188
  • [39] Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection
    Wang, Yang
    Jin, Xiangliang
    Yang, Liu
    Jiang, Qi
    Yuan, Huihui
    MICROELECTRONICS RELIABILITY, 2015, 55 (3-4) : 520 - 526
  • [40] ESD PROTECTION USING A VARIABLE VOLTAGE SUPPLY CLAMP
    CROFT, GD
    JOURNAL OF ELECTROSTATICS, 1995, 36 (01) : 19 - 29
12345