Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection

被引：0

作者：

Liao, Seian-Feng ^{[1
]}

Tang, Kai-Neng ^{[1
]}

Ker, Ming-Dou ^{[1
]}

Yeh, Jia-Rong ^{[2
]}

Chiou, Hwa-Chyi ^{[2
]}

Huang, Yeh-Jen ^{[2
]}

Tsai, Chun-Chien ^{[2
]}

Jou, Yeh-Ning ^{[2
]}

Lin, Geeng-Lih ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan

[2] Vanguard Int Semicond Corp, Hsinchu, Taiwan

来源：

2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD) | 2015年

关键词：

DESIGN; LDMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electrostatic discharge (ESD) protection and latchup prevention are two important reliability issues to the CMOS integrated circuits, especially in high-voltage (HV) applications. In this work, the stacked low-voltage (LV) PMOS devices have been successfully verified in a 0.5-mu m HV process to provide high ESD level with high holding voltage for HV applications. In addition, the guard-ring layout on the stacked LV PMOS devices was further investigated in silicon chip to get high ESD robustness and latchup-free immunity for HV applications.

引用

页码：185 / 188

页数：4

共 50 条

[1] Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity
Tang, Kai-Neng
Liao, Seian-Feng
Ker, Ming-Dou
Chiou, Hwa-Chyi
Huang, Yeh-Jen
Tsai, Chun-Chien
Jou, Yeh-Ning
Lin, Geeng-Lih
[J]. 2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 325 - 328
[2] Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
Dai, Chia-Tsen
Ker, Ming-Dou
[J]. 2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[3] Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications
Dai, Chia-Tsen
Ker, Ming-Dou
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 798 - 802
[4] ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Pins of Battery-Monitoring IC
Dai, Chia-Tsen
Ker, Ming-Dou
[J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 380 - 383
[5] Layout geometry impact on nLDMOS devices for high-voltage ESD protection
Yan, Yongming
Wang, Yang
Zeng, Yun
Jin, Xiangliang
[J]. ELECTRONICS LETTERS, 2015, 51 (23) : 1902 - 1903
[6] Optimized pMOS-Triggered Bidirectional SCR for Low-Voltage ESD Protection Applications
Wang, Zhixin
Sun, Ruei-Cheng
Liou, Juin J.
Liu, Don-Gey
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2588 - 2594
[7] ESD protection of the high voltage tolerant pins in low-voltage BiCMOS processes
Vashchenko, VA
ter Beek, M
Kindt, W
Hopper, P
[J]. PROCEEDING OF THE 2004 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2004, : 277 - 280
[8] ESD Protection Based on Stacked SCRs With Adjustable Triggering Voltage for CMOS High-Voltage Application
Bourgeat, Johan
Solaro, Yohann
Guitard, Nicolas
[J]. 2022 44TH ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2022,
[9] Layout Geometry Impact on DDSCR Devices for High Voltage ESD Protection
Wang, Yang
Chen, Xijun
Hao, Shanwan
Jin, Xiangliang
[J]. 2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 192 - 195
[10] High voltage tolerant on-chip ESD protection in low-voltage BiCMOS process
Vashchenko, VA
Kindt, W
Hopper, P
[J]. JOURNAL OF ELECTROSTATICS, 2006, 64 (02) : 104 - 111

← 1 2 3 4 5 →