Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection

被引：0

作者：

Liao, Seian-Feng ^{[1
]}

Tang, Kai-Neng ^{[1
]}

Ker, Ming-Dou ^{[1
]}

Yeh, Jia-Rong ^{[2
]}

Chiou, Hwa-Chyi ^{[2
]}

Huang, Yeh-Jen ^{[2
]}

Tsai, Chun-Chien ^{[2
]}

Jou, Yeh-Ning ^{[2
]}

Lin, Geeng-Lih ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan

[2] Vanguard Int Semicond Corp, Hsinchu, Taiwan

来源：

2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD) | 2015年

关键词：

DESIGN; LDMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electrostatic discharge (ESD) protection and latchup prevention are two important reliability issues to the CMOS integrated circuits, especially in high-voltage (HV) applications. In this work, the stacked low-voltage (LV) PMOS devices have been successfully verified in a 0.5-mu m HV process to provide high ESD level with high holding voltage for HV applications. In addition, the guard-ring layout on the stacked LV PMOS devices was further investigated in silicon chip to get high ESD robustness and latchup-free immunity for HV applications.

引用

页码：185 / 188

页数：4

共 50 条

[31] Low Ron and high robustness ESD protection design for low-voltage power clamp application
Song, BoBae
Koo, YongSeo
ELECTRONICS LETTERS, 2016, 52 (18) : 1554 - U62
[32] High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection
Chen, Wen-Yi
Ker, Ming-Dou
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 389 - 391
[33] GUARD RING DESIGN FOR HIGH-VOLTAGE OPERATION OF SILICON DETECTORS
EVENSEN, L
HANNEBORG, A
AVSET, BS
NESE, M
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1993, 337 (01): : 44 - 52
[34] Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection
梁海莲
董树荣
顾晓峰
钟雷
吴健
于宗光
Journal of Semiconductors, 2014, 35 (09) : 60 - 63
[35] Protection of a Low-Voltage DC Ring Microgrid System
Aswani, J.
Kanakasabapathy, P.
2016 INTERNATIONAL CONFERENCE ON ENERGY EFFICIENT TECHNOLOGIES FOR SUSTAINABILITY (ICEETS), 2016, : 17 - 22
[36] HIGH-VOLTAGE CAPACITOR CHARGE CONTROL BY LOW-VOLTAGE CYCLE COUNTING
DEBRITOCRUZ, CH
GERCK, E
REVIEW OF SCIENTIFIC INSTRUMENTS, 1980, 51 (08): : 1116 - 1120
[37] Low-voltage and high-voltage TEM observations on MWCNTs of rat in vivo
Sakaguchi, Norihito
Watari, Fumio
Yokoyama, Atsuro
Nodasaka, Yoshinobu
Ichinose, Hideki
BIO-MEDICAL MATERIALS AND ENGINEERING, 2009, 19 (2-3) : 93 - 99
[38] DEVICE FOR MEASURING LOW-VOLTAGE SIGNALS IN HIGH-VOLTAGE CIRCUITS.
Nikolaevskii, V.G.
Churikov, G.M.
Kryzhko, V.V.
Instruments and experimental techniques New York, 1982, 25 (5 pt 2): : 1176 - 1178
[39] A Positive Low-Voltage Power Supply Integrated With High-Voltage Devices
Zhang, Bingke
Kong, Moufu
Chen, Wenzhen
Chen, Xingbi
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
[40] Scalable high-voltage output driver for low-voltage CMOS technologies
Mentze, Erik J.
Hess, Herbert L.
Buck, Kevin Matthew
Windley, Tracey G.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (12) : 1347 - 1353

← 1 2 3 4 5 →