Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity

被引：0

作者：

Tang, Kai-Neng ^{[1
]}

Liao, Seian-Feng ^{[1
]}

Ker, Ming-Dou ^{[1
]}

Chiou, Hwa-Chyi ^{[2
]}

Huang, Yeh-Jen ^{[2
]}

Tsai, Chun-Chien ^{[2
]}

Jou, Yeh-Ning ^{[2
]}

Lin, Geeng-Lih ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan

[2] Vanguard Int Semicond Corp, Hsinchu, Taiwan

来源：

2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electrostatic discharge (ESD) and latchup are important reliability issues to the CMOS integrated circuits in high-voltage (HV) applications. In this work, the stacked low-voltage (LV) PMOS has been verified to sustain a high ESD level with high holding voltage in a 0.25-mu m BCD process. Stacked devices in different configuration were also investigated in silicon chip to get high ESD robustness and latchup-free immunity for HV applications.

引用

页码：325 / 328

页数：4

共 50 条

[1] Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection
Liao, Seian-Feng
Tang, Kai-Neng
Ker, Ming-Dou
Yeh, Jia-Rong
Chiou, Hwa-Chyi
Huang, Yeh-Jen
Tsai, Chun-Chien
Jou, Yeh-Ning
Lin, Geeng-Lih
[J]. 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 185 - 188
[2] A Latchup-Free ESD Power Clamp Circuit with Stacked-Bipolar Devices for High-Voltage Integrated Circuits
Park, Jae-Young
Song, Jong-Kyu
Jang, Chang-Soo
Kim, San-Hong
Jung, Won-Young
Kim, Taek-Soo
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05): : 671 - 675
[3] Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
Dai, Chia-Tsen
Ker, Ming-Dou
[J]. 2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[4] Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications
Dai, Chia-Tsen
Ker, Ming-Dou
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 798 - 802
[5] ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Pins of Battery-Monitoring IC
Dai, Chia-Tsen
Ker, Ming-Dou
[J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 380 - 383
[6] An SCR-Incorporated BJT Device for Robust ESD Protection With High Latchup Immunity in High-Voltage Technology
Huang, Chih-Yao
Chiu, Fu-Chien
Chen, Quo-Ker
Lai, Ming-Fang
Tseng, Jen-Chou
[J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (01) : 113 - 123
[7] ESD Protection Design with Latchup-Free Immunity in 120V SOI Process
Huang, Yi-Jie
Ker, Ming-Dou
Huang, Yeh-Jen
Tsai, Chun-Chien
Jou, Yeh-Ning
Lin, Geeng-Lih
[J]. 2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
[8] The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs
Ker, MD
Lin, KH
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) : 1751 - 1759
[9] ESD Protection Circuit for High-Voltage CMOS ICs with Improved Immunity Against Transient-Induced Latchup
Ker, Ming-Dou
Hsu, Che-Lun
Chen, Wen-Yi
[J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 989 - 992
[10] Optimized pMOS-Triggered Bidirectional SCR for Low-Voltage ESD Protection Applications
Wang, Zhixin
Sun, Ruei-Cheng
Liou, Juin J.
Liu, Don-Gey
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2588 - 2594

← 1 2 3 4 5 →