Low Clamping Voltage Protection for Improvements of Powered ESD Robustness

被引：0
|
作者：
Narita, Koki [1 ]
Okushima, Mototsugu [1 ]
机构：
[1] Renesas Elect Corp, 5-20-1 Josuihon Cho, Kodaira, Tokyo 1878588, Japan
来源：
2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An on-chip protection for improvements of powered ESD robustness is presented. The proposed power clamp achieved to reduce the clamping voltage against powered ESD events compared to a conventional RC-triggered clamp by extending of the big-MOS active time with also consideration to false activation.
引用
收藏
页数：8
相关论文
共 50 条
  • [21] Polysilicon devices as a highly compatible ESD protection with modulable voltage and low capacitance
    Jiang, Yibo
    Bi, Hui
    Xu, Zhihao
    Zhao, Wei
    Zhang, Yuanyuan
    Wang, Xiaolei
    INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2021, 35 (04):
  • [22] Tunable Low-Voltage Dual-Directional ESD Protection for RFICs
    Liu, Jian
    Lin, Lin
    Wang, Xin
    Zhao, Hui
    Tang, He
    Fang, Qiang
    Wang, Albert
    Yang, Liwu
    Xie, Haolu
    Fan, Siqiang
    Zhao, Bin
    Zhang, Gary
    Wang, Xingang
    2011 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2011, : 279 - 282
  • [23] Comprehensive Study and Corresponding Improvements on the ESD Robustness of Different nLDMOS Devices
    Wang, Yuan
    Lu, Guangyi
    Zhang, Lizhong
    Cao, Jian
    Jia, Song
    Zhang, Xing
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 304 - 307
  • [24] Optimization of broadband RF performance and ESD robustness by π-model distributed ESD protection scheme
    Ker, MD
    Kuo, BJ
    Hsiao, YW
    JOURNAL OF ELECTROSTATICS, 2006, 64 (02) : 80 - 87
  • [25] Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (01) : 49 - 58
  • [26] Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
    Dai, Chia-Tsen
    Ker, Ming-Dou
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [27] Segmented SCR for High Voltage ESD Protection
    Liu, Zhiwei
    He, Jin
    Liou, Juin J.
    Liu, Jizhi
    Miao, Meng
    Dong, Shurong
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 880 - 883
  • [28] SCR ESD protection with reduced trigger voltage
    Nikolaidis, T
    Papadas, C
    ELECTRONICS LETTERS, 2003, 39 (07) : 608 - 609
  • [29] ESD protection solutions for high voltage technologies
    Keppens, B
    Mergens, MPJ
    Trinh, CS
    Russ, CC
    Van Camp, B
    Verhaege, KG
    MICROELECTRONICS RELIABILITY, 2006, 46 (5-6) : 677 - 688
  • [30] 2-stage ESD protection circuit with high holding voltage and low trigger voltage for high voltage applications
    Lee, Byung-Seok
    Do, Kyeong-Il
    Chae, Hee-Guk
    Eo, Jin-Woo
    Koo, Yong-Seo
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 451 - 454
12345