Low Clamping Voltage Protection for Improvements of Powered ESD Robustness

被引：0
|
作者：
Narita, Koki [1 ]
Okushima, Mototsugu [1 ]
机构：
[1] Renesas Elect Corp, 5-20-1 Josuihon Cho, Kodaira, Tokyo 1878588, Japan
来源：
2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An on-chip protection for improvements of powered ESD robustness is presented. The proposed power clamp achieved to reduce the clamping voltage against powered ESD events compared to a conventional RC-triggered clamp by extending of the big-MOS active time with also consideration to false activation.
引用
收藏
页数：8
相关论文
共 50 条
  • [1] An on-chip NMOS ESD protection circuit with low trigger voltage and high ESD robustness
    Chen, Di-Ping
    Liu, Xing
    He, Long
    Chen, Si-Yuan
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2 (115-118):
  • [2] Low Ron and high robustness ESD protection design for low-voltage power clamp application
    Song, BoBae
    Koo, YongSeo
    ELECTRONICS LETTERS, 2016, 52 (18) : 1554 - U62
  • [3] Diode String With Reduced Clamping Voltage for Efficient On-Chip ESD Protection
    Lin, Chun-Yu
    Fu, Wei-Hao
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 688 - 690
  • [4] INVESTIGATE CLAMPING VOLTAGES FOR ESD PROTECTION
    Xu Xiaoying
    Tao Zhigang
    Dai Yanling
    Wang Dinghu
    Xiao Jixiong
    Proceedings of the 6th International Conference on Applied Electrostatics, 2008, : 222 - 225
  • [5] Voltage Clamping Requirements for ESD Protection of Inputs in 90nm CMOS Technology
    Lee, Jeffrey
    Rosenbaum, Elyse
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 50 - 58
  • [6] SCR-based ESD Protection Circuit with Low Trigger Voltage and High Robustness by Inserting the NMOS Structure
    Lee, Byung-Seok
    Koo, Yong-Seo
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (03) : 300 - 304
  • [7] A novel low trigger voltage low leakage SCR for low-voltage ESD protection
    Liu, Jizhi
    Yang, Feilong
    Liu, Yilin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2024, 39 (02)
  • [8] Diode string with reduced clamping-voltage for ESD-protection of RF-circuits
    Pierco, R.
    Li, Z.
    Torfs, G.
    Yin, X.
    Bauwelinck, J.
    Qiu, X. Z.
    ELECTRONICS LETTERS, 2012, 48 (06) : 317 - U74
  • [9] Analysis of the geometry on robustness of ESD protection devices
    Chvala, Ales
    Donoval, Daniel
    Beno, Peter
    Marek, Juraj
    Kosik, Tomas
    ASDAM 2008, CONFERENCE PROCEEDINGS, 2008, : 143 - +
  • [10] ESD protection of the high voltage tolerant pins in low-voltage BiCMOS processes
    Vashchenko, VA
    ter Beek, M
    Kindt, W
    Hopper, P
    PROCEEDING OF THE 2004 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2004, : 277 - 280
12345