A 1.2 V, Highly Reliable RHBD 10T SRAM Cell for Aerospace Application

被引:17
|
作者
Dohar, Suraj Singh [1 ]
Siddharth, R. K. [1 ]
Vasantha, M. H. [1 ]
Kumar, Nithin Y. B. [1 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Ponda 403401, India
关键词
Low power circuits; reliability; single event upset (SEU); static noise margin (SNM); static random access memory (SRAM) cell; MEMORY CELL;
D O I
10.1109/TED.2021.3064899
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, a highly reliable radiationhardened-by-design (RHBD) 10T static random access memory (SRAM) cell is proposed. In space, the impact of alpha particles and cosmic radiation flips the node data resulting in loss of data in conventional 6T SRAM. The proposed SRAM has quad-nodes, which stores the data. The architecture is designedwith a quad-latch topology and simulated in 65-nm CMOS technology with a supply voltage of 1.2 V. The result shows that the design can tolerate both 0 to 1 and 1 to 0 single event upset errors on any one of its nodes. The read and write access times of the proposed design are 88.78 and 241.77 ps, respectively. The static noise margin for read, write, and hold operations are 379.01, 906.51, and 637.1 mV, respectively. The proposed architecture takes an area of 6.52 mu m(2).
引用
收藏
页码:2265 / 2270
页数:6
相关论文
共 50 条
  • [21] A Subthreshold 10T SRAM Cell With Enhanced Read and Write Operations
    Zhang, Jiubai
    Wu, Xiaoqing
    Yi, Xilin
    Lv, Jiaxun
    He, Yajuan
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [22] Design of 10T SRAM Cell for High SNM and Low Power
    Grace, P. Shiny
    Sivamangai, N. M.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 281 - 285
  • [23] Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
    Jiang, Jianwei
    Xu, Yiran
    Zhu, Wenyi
    Xiao, Jun
    Zou, Shichang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) : 967 - 977
  • [24] Read/write margin enhanced 10T SRAM for low voltage application
    Peng, Chunyu
    Guan, Lijun
    Lu, Wenjuan
    Wu, Xiulong
    Ji, Xincun
    IEICE ELECTRONICS EXPRESS, 2016, 13 (12):
  • [25] Reliability improved dual driven feedback 10T SRAM bit cell
    Leavline, Epiphany Jebamalar
    Sugantha, Arumugam
    MICROELECTRONICS RELIABILITY, 2022, 139
  • [26] A radiation-hardened 14T SRAM cell for highly reliable space application
    Zhang, Haineng
    Liu, Zhongyang
    Xie, Yuqiao
    Jia, Yanjie
    Zhang, Zhengxuan
    IEICE ELECTRONICS EXPRESS, 2021, 18 (24):
  • [27] Design of reliable and fast Schmitt trigger 10T SRAM cells using in-memory computing
    Rani, Mucherla Usha
    Reddy, N. Siva Sankara
    Naik, B. Rajendra
    ENGINEERING RESEARCH EXPRESS, 2024, 6 (04):
  • [29] A highly reliable NBTI Resilient 6T SRAM cell
    Singh, Jawar
    Vijaykrishnan, N.
    MICROELECTRONICS RELIABILITY, 2013, 53 (04) : 565 - 572
  • [30] Novel Low Power 10T Sram Cell on 90nm CMOS
    Prasad, Govind
    Bhargav, Gande
    Datta, C. Srikar
    PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 109 - 114