Design of 10T SRAM Cell for High SNM and Low Power

被引：0

作者：

Grace, P. Shiny ^{[1
]}

Sivamangai, N. M. ^{[1
]}

机构：

[1] Karunya Univ, Sch Elect Sci, Coimbatore, Tamil Nadu, India

来源：

PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016 | 2016年

关键词：

Single-ended; SRAM; Sleep transistors; Static noise margin (SNM); low power; SUBTHRESHOLD SRAM; SENSE-AMPLIFIER; BIT-LINE; TECHNOLOGY; OPERATION; SCHEME; MARGIN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Objective: In this paper, a 10-T (Transistor) static random access memory (SRAM) cell with reduced power and with improved static noise margin (SNM) is proposed. The 10-T SRAM employs a single bitline with dynamic feedback control which enhances the SNM at ultra low power. Further, the power consumption is trimmed down by the use of sleep transistors. The experimental results shows that the proposed 10T SRAM cell achieves SNM of 2.91x as that of conventional 6T SRAM and it has achieved 20.49% power reduction that of the 8T SE dynamic feedback loop using 45nm process.

引用

页码：281 / 285

页数：5

共 50 条

[1] Single Bit -Line 10T SRAM cell for Low power and High SNM
Banga, Himanshu
Agarwal, Dheeraj
[J]. 2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 433 - 438
[2] A new low-power 10T SRAM cell with improved read SNM
Pasandi, Ghasem
Jafari, Mohsen
Imani, Mohsen
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1621 - 1633
[3] High Stable and Low Power 10T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (10)
[4] Design and Implementation of Low Power High Speed Robust 10T SRAM
Radhika, K.
Babu, Y. Murali Mohan
Mishra, Suman
[J]. 2021 INTERNATIONAL CONFERENCE ON EMERGING SMART COMPUTING AND INFORMATICS (ESCI), 2021, : 674 - 677
[5] A Novel 10T SRAM cell for Low Power Applications
Bansal, Manav
Kumar, Ankur
Singh, Priyanka
Nagaria, R. K.
[J]. 2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 146 - 149
[6] A Novel 10T SRAM Cell for Low Power Circuits
Upadhyay, Prashant
Kar, Rajib
Manda, Durbadal, I
Ghoshal, Sakti P.
[J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[7] Low Power FinFET Based 10T SRAM Cell
Kaur, Navneet
Pahuja, Hitesh
Gupta, Neha
Singh, Balwinder
Panday, Sudhakar
[J]. 2016 2ND IEEE INTERNATIONAL INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH), 2016, : 227 - 233
[8] Design of a Bit-Interleaved Low Power 10T SRAM Cell with Enhanced Stability
Kumar, Manoj R.
Sridevi, P., V
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (08)
[9] Single-Ended 10T SRAM Cell with High Yield and Low Standby Power
Shakouri, Erfan
Ebrahimi, Behzad
Eslami, Nima
Chahardori, Mohammad
[J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (07) : 3479 - 3499
[10] Single-Ended 10T SRAM Cell with High Yield and Low Standby Power
Erfan Shakouri
Behzad Ebrahimi
Nima Eslami
Mohammad Chahardori
[J]. Circuits, Systems, and Signal Processing, 2021, 40 : 3479 - 3499

← 1 2 3 4 5 →