High-frequency compact analytical noise model of gate-all-around MOSFETs

被引:1
|
作者
Lazaro, A. [1 ]
Nae, B. [1 ]
Muthupandian, C. [1 ]
Iniguez, B. [1 ]
机构
[1] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, Tarragona 43007, Spain
关键词
DEEP-SUBMICRON MOSFETS; THERMAL NOISE; SOI MOSFETS; CMOS; RF; PERFORMANCE; DESIGN; CHARGE;
D O I
10.1088/0268-1242/25/3/035015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon-on-insulator (SOI) MOSFETs are excellent candidates for replacing the current conventional bulk technologies. The most promising SOI devices are based on multiple gate structures, among these the surrounding gate (SGT) MOSFET being one of the best candidates for the downscaling of complementary CMOS technology toward the sub-50 nanometer channel length range. In these devices, the transition frequency f(t) is greatly increased, making them suitable for high-frequency applications. This makes the RF and microwave modeling, as well as high-frequency noise studies of these devices, a matter of utmost importance. In this paper, we present compact expressions to model the drain and gate current noise spectrum densities and their correlation for SGT MOSFETs. Using this model, the SGT MOSFET noise performances are studied. The current and noise models, due to their explicit analytical expressions, can be easily introduced in circuit simulators.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Design study of the gate-all-around silicon nanosheet MOSFETs
    Lee, Yongwoo
    Park, Geon-Hwi
    Choi, Bongsik
    Yoon, Jinsu
    Kim, Hyo-Jin
    Kim, Dae Hwan
    Kim, Dong Myong
    Kang, Min-Ho
    Choi, Sung-Jin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (03)
  • [32] Structure effects in the gate-all-around silicon nanowire MOSFETs
    Liang, Gengchiau
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
  • [33] Simulation of flicker noise in gate-all-around Silicon Nanowire MOSFETs including interface traps
    Anandan, P.
    Nithya, A.
    Mohankumar, N.
    MICROELECTRONICS RELIABILITY, 2014, 54 (12) : 2723 - 2727
  • [34] High frequency and noise model of gate-all-around metal-oxide-semiconductor field-effect transistors
    Nae, B.
    Lazaro, A.
    Iniguez, B.
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (07)
  • [35] A LOW-FREQUENCY NOISE STUDY OF GATE-ALL-AROUND SOI TRANSISTORS
    SIMOEN, E
    MAGNUSSON, U
    CLAEYS, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2054 - 2059
  • [36] Low-Power and High-Frequency 14-nm In0.53Ga0.47As Vertical Rectangular Gate-All-Around MOSFETs
    Khaouani, Mohammed
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2018, 19 (05) : 337 - 343
  • [37] An Analytical Threshold Voltage Model for Triple-Material Cylindrical Gate-All-Around (TM-CGAA) MOSFETs
    Dubey, Sarvesh
    Santra, Abirmoya
    Saramekala, Gopikrishna
    Kumar, Mirgender
    Tiwari, Pramod Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (05) : 766 - 774
  • [38] Analytical Quantum-Confinement Model for Short-Channel Gate-All-Around MOSFETs Under Subthreshold Region
    Wu, Yu-Sheng
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2720 - 2725
  • [39] High Aspect Ratio Silicon Nanowire for Stiction Immune Gate-All-Around MOSFETs
    Han, Jin-Woo
    Moon, Dong-Il
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (08) : 864 - 866
  • [40] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
    Smaani, Billel
    Rahi, Shiromani Balmukund
    Labiod, Samir
    SILICON, 2022, 14 (16) : 10967 - 10976