Combinational verification based on high-level functional specifications

被引:1
|
作者
Goldberg, EI [1 ]
Kukimoto, Y [1 ]
Brayton, RK [1 ]
机构
[1] Cadence Berkeley Labs, Berkeley, CA 94704 USA
关键词
D O I
10.1109/DATE.1998.655950
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a new combinational verification technique where the functional specification of a circuit under verification is utilized to simplify the verification task. The main idea is to assign to each primary input a general function, called a coordinate function, instead of a single variable function as in most BDD-based techniques. BDDs of intermediate nodes are then constructed based on these coordinate functions in a topological order from primary inputs to primary outputs. Coordinate functions depend on primary input variables and extra variables. Therefore combinational verification is performed not over the set of primary input variables but over the extended set of variables. Coordinate functions are chosen in such a way that in the process of computing intermediate functions the dependency on the primary input variables is gradually replaced with that on the extra variables, thereby making boolean functions associated with primary outputs simple functions only in terms of the extra variables. We show that such a smart choice of coordinate functions is possible with the help of the high level functional specification of the circuit.
引用
收藏
页码:803 / 808
页数:6
相关论文
共 50 条
  • [21] VERIFICATION OF HIGH-LEVEL PROTOCOL IMPLEMENTATIONS
    WEAVING, K
    COMPUTER COMMUNICATIONS, 1981, 4 (02) : 56 - 60
  • [22] Abstraction-based misuse detection: High-level specifications and adaptable strategies
    Lin, JL
    Wang, XS
    Jajodia, S
    11TH IEEE COMPUTER SECURITY FOUNDATIONS WORKSHOP - PROCEEDINGS, 1998, : 190 - 201
  • [23] Generating layout designs from high-level specifications
    Wang, Xiao-Yu
    Zhang, Kang
    AUTOMATION IN CONSTRUCTION, 2020, 119
  • [24] Behavior construction and refinement from high-level specifications
    Martignoni, AJ
    Smart, WD
    MOBILE ROBOTS XVII, 2004, 5609 : 289 - 297
  • [25] High-level specifications for automatically generating parallel code
    Acosta, Alejandro
    Almeida, Francisco
    Pelaez, Ignacio
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (07): : 989 - 1012
  • [26] GENERATING ACTIVE RULES FROM HIGH-LEVEL SPECIFICATIONS
    DIAZ, O
    EMBURY, SM
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 618 : 227 - 243
  • [27] On the high-level synthesis of combinational circuits for contiguous pattern matching
    Dosch, Walter
    IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 520 - 529
  • [28] High-level Debugging And Verification For FPGA-Based Multicore Architectures
    Abella, Oriol Arcas
    Cristal, Adrian
    Unsal, Osman S.
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 135 - 142
  • [29] A methodology for platform based high-level system-on-chip verification
    Gao, F
    Liu, P
    Yao, QD
    CHINESE JOURNAL OF ELECTRONICS, 2003, 12 (01): : 61 - 64
  • [30] High-Level Decision Diagrams based Coverage Metrics for Verification and Test
    Jenihhin, Maksim
    Raik, Jaan
    Chepurov, Anton
    Reinsalu, Uljana
    Ubar, Raimund
    LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 49 - 54