VERIFICATION OF HIGH-LEVEL PROTOCOL IMPLEMENTATIONS

被引：0
|
作者：
WEAVING, K
机构：
来源：
COMPUTER COMMUNICATIONS | 1981年 / 4卷 / 02期
关键词：
D O I：
10.1016/0140-3664(81)90122-5
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：56 / 60
页数：5
相关论文
共 50 条
  • [1] High-Level Radio Protocol Specifications to Efficient Low-Level Implementations via Partial Evaluation
    Mainland, Geoffrey
    Shanmugam, Siddhanathan
    [J]. PROCEEDINGS OF THE 6TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON FUNCTIONAL HIGH-PERFORMANCE COMPUTING (FHPC '17), 2017, : 1 - 11
  • [2] Verifying Low-Level Implementations of High-Level Datatypes
    Conway, Christopher L.
    Barrett, Clark
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2010, 6174 : 306 - 320
  • [3] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [4] Formal Verification of High-Level Synthesis
    Herklotz, Yann
    Pollard, James D.
    Ramanathan, Nadesh
    Wickerson, John
    [J]. PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2021, 5 (OOPSLA):
  • [5] A Survey of Verification for High-level Synthesis
    Hu, Jian
    Hu, Yongyang
    Wang, Guanwu
    Chen, Guilin
    Yang, Haitao
    Kang, Yun
    Wang, Kang
    Li, Sikun
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2021, 33 (02): : 287 - 297
  • [6] High-level Synthesis Integrated Verification
    Dossis, Michael F.
    [J]. ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
  • [7] H-DBUG: A high-level debugging framework for protocol verification using assertions
    Nandi, A
    Pal, B
    Chhetan, N
    Dasgupta, P
    Chakrabarti, PP
    [J]. INDICON 2005 Proceedings, 2005, : 115 - 118
  • [8] High-level design of a pull protocol
    Dosch, W
    Meriste, M
    [J]. PROCEEDINGS OF THE ISCA 20TH INTERNATIONAL CONFERENCE ON COMPUTERS AND THEIR APPLICATIONS, 2005, : 66 - 73
  • [9] Mutation-based validation of high-level microprocessor implementations
    Campos, J
    Al-Asaad, H
    [J]. NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 81 - 86
  • [10] High-level modeling and verification of cellular signaling
    Miskov-Zivanov, Natasa
    Zuliani, Paolo
    Wang, Qinsi
    Clarke, Edmund M.
    Faeder, James R.
    [J]. 2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 162 - 169
12345