Combinational verification based on high-level functional specifications

被引:1
|
作者
Goldberg, EI [1 ]
Kukimoto, Y [1 ]
Brayton, RK [1 ]
机构
[1] Cadence Berkeley Labs, Berkeley, CA 94704 USA
关键词
D O I
10.1109/DATE.1998.655950
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a new combinational verification technique where the functional specification of a circuit under verification is utilized to simplify the verification task. The main idea is to assign to each primary input a general function, called a coordinate function, instead of a single variable function as in most BDD-based techniques. BDDs of intermediate nodes are then constructed based on these coordinate functions in a topological order from primary inputs to primary outputs. Coordinate functions depend on primary input variables and extra variables. Therefore combinational verification is performed not over the set of primary input variables but over the extended set of variables. Coordinate functions are chosen in such a way that in the process of computing intermediate functions the dependency on the primary input variables is gradually replaced with that on the extra variables, thereby making boolean functions associated with primary outputs simple functions only in terms of the extra variables. We show that such a smart choice of coordinate functions is possible with the help of the high level functional specification of the circuit.
引用
收藏
页码:803 / 808
页数:6
相关论文
共 50 条
  • [31] High-level modeling and verification of cellular signaling
    Miskov-Zivanov, Natasa
    Zuliani, Paolo
    Wang, Qinsi
    Clarke, Edmund M.
    Faeder, James R.
    2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 162 - 169
  • [32] High-level verification of handwritten numeral strings
    Oliveira, LS
    Sabourin, R
    Bortolozzi, F
    Suen, CY
    XIV BRAZILIAN SYMPOSIUM ON COMPUTER GRAPHICS AND IMAGE PROCESSING, PROCEEDINGS, 2001, : 36 - 43
  • [33] METACSL: Specification and Verification of High-Level Properties
    Robles, Virgile
    Kosmatov, Nikolai
    Prevosto, Virgile
    Rilling, Louis
    Le Gall, Pascale
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, 2019, 11427 : 358 - 364
  • [34] AN EXPERIMENT IN HIGH-LEVEL LANGUAGE MICROPROGRAMMING AND VERIFICATION
    PATTERSON, DA
    COMMUNICATIONS OF THE ACM, 1981, 24 (10) : 699 - 709
  • [35] Design and Verification Using High-Level Synthesis
    Takach, Andres
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 198 - 203
  • [36] Integration of high-level modeling, formal verification, and high-level synthesis in ATM switch design
    Rajan, SP
    Fujita, M
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 552 - 557
  • [37] High-level synthesis of pipelined circuits from modular queue-based specifications
    Marinescu, MC
    Rinard, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2655 - 2664
  • [38] High-level synthesis of pipelined circuits from modular queue-based specifications
    Marinescu, Maria-Cristina
    Rinard, Martin
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (11) : 2655 - 2664
  • [39] AUTOMATIC SYNTHESIS OF ASYNCHRONOUS CIRCUITS FROM HIGH-LEVEL SPECIFICATIONS
    MENG, THY
    BRODERSEN, RW
    MESSERSCHMITT, DG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (11) : 1185 - 1205
  • [40] Verifiable Control of Robotic Swarm from High-level Specifications
    Chen, Ji
    Moarref, Salar
    Kress-Gazit, Hadas
    PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS AND MULTIAGENT SYSTEMS (AAMAS' 18), 2018, : 568 - 576