Using an SCR as ESD protection without latch-up danger

被引:38
|
作者
Notermans, G
Kuper, F
Luchies, JM
机构
[1] Philips Semiconductors, MOS4, FB-2, 6534 AE Nijmegen
来源
MICROELECTRONICS AND RELIABILITY | 1997年 / 37卷 / 10-11期
关键词
D O I
10.1016/S0026-2714(97)00086-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A properly designed Low-Voltage Triggering SCR has a four times better ESD performance than a conventional grounded-gate NMOST of the same width. But it does present a latch-up risk due to its low holding voltage. The holding voltage can be increased by using a larger anode-to-cathode spacing, but at very large spacings the ESD performance decreases. It is shown that a window in SCR anode-to-cathode spacing exists, for which the holding voltage is sufficiently large, while the excellent ESD protection properties are preserved. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:1457 / 1460
页数:4
相关论文
共 50 条
  • [1] Design of ESD Protection with SCR-based Structures for Latch-up Immunity
    Jung, Jin Woo
    Lee, Byung Seok
    Choi, Yong Nam
    Han, Jung Woo
    Koo, Yong Seo
    2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
  • [2] Latch-up Free ESD Protection Design With SCR Structure in Advanced CMOS Technology
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cheng
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [3] ESD protection structure enhancement against Latch-Up issue using TCAD Simulation
    Bourgeat, Johan
    Guitard, Nicolas
    David, Florence
    2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [4] High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation
    Mergens, MPJ
    Russ, CC
    Verhaege, KG
    Armer, J
    Jozwiak, PC
    Mohn, R
    MICROELECTRONICS RELIABILITY, 2003, 43 (07) : 993 - 1000
  • [5] Novel HighHolding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
    Wang, Zhuo
    Qi, Zhao
    Liang, Longfei
    Qiao, Ming
    Li, Zhaoji
    Zhang, Bo
    NANOSCALE RESEARCH LETTERS, 2019, 14 (1):
  • [6] Emitter injection control in LVTSCR for latch-up free ESD protection
    Vashchenko, V
    Concannon, A
    Ter Beek, M
    Hopper, P
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 741 - 744
  • [7] A Non-Typical Latch-up Event on BV ESD Protection
    Wang, Shih-Yu
    Huang, Hao-Chan
    He, Chieh-Wei
    Chang, Yao-Wen
    Lu, Tao-Cheng
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [8] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 131 - 132
  • [9] Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
    Zhuo Wang
    Zhao Qi
    Longfei Liang
    Ming Qiao
    Zhaoji Li
    Bo Zhang
    Nanoscale Research Letters, 2019, 14
  • [10] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 629 - 630