共 50 条
- [41] Low-Trigger ESD Protection Design with Latch-Up Immunity for 5-V CMOS Application by Drain Engineering 2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
- [42] Influence of a Deep NBL Structure on ESD/Latch-up Immunities in the Power Device nLDMOS THERMAL, POWER AND ELECTRICAL ENGINEERING, PTS 1 AND 2, 2013, 732-733 : 1207 - 1211
- [43] High Holding Voltage SCR with Shunt-transistors to Avoid the Latch-up Effect 7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
- [44] Unusual latch-up phenomenon and a novel solution without an additional cost 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
- [46] Building in reliability with latch-up, ESD and hot carrier effects on 0.25 μm CMOS technology MICROELECTRONICS AND RELIABILITY, 1998, 38 (10): : 1547 - 1552
- [48] SEEING THROUGH THE LATCH-UP WINDOW IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (06) : 4122 - 4126
- [49] PREVENTION OF LATCH-UP CURRENT. IBM technical disclosure bulletin, 1985, 27 (11): : 6717 - 6718