Using an SCR as ESD protection without latch-up danger

被引:38
|
作者
Notermans, G
Kuper, F
Luchies, JM
机构
[1] Philips Semiconductors, MOS4, FB-2, 6534 AE Nijmegen
来源
MICROELECTRONICS AND RELIABILITY | 1997年 / 37卷 / 10-11期
关键词
D O I
10.1016/S0026-2714(97)00086-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A properly designed Low-Voltage Triggering SCR has a four times better ESD performance than a conventional grounded-gate NMOST of the same width. But it does present a latch-up risk due to its low holding voltage. The holding voltage can be increased by using a larger anode-to-cathode spacing, but at very large spacings the ESD performance decreases. It is shown that a window in SCR anode-to-cathode spacing exists, for which the holding voltage is sufficiently large, while the excellent ESD protection properties are preserved. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:1457 / 1460
页数:4
相关论文
共 50 条
  • [41] Low-Trigger ESD Protection Design with Latch-Up Immunity for 5-V CMOS Application by Drain Engineering
    Chiang, Chun
    Chang, Ping-Chen
    Chao, Mei-Ling
    Tang, Tien-Hao
    Su, Kuan-Cheng
    Ker, Ming-Dou
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [42] Influence of a Deep NBL Structure on ESD/Latch-up Immunities in the Power Device nLDMOS
    Chen, Shen-Li
    Wu, Tzung-Shian
    THERMAL, POWER AND ELECTRICAL ENGINEERING, PTS 1 AND 2, 2013, 732-733 : 1207 - 1211
  • [43] High Holding Voltage SCR with Shunt-transistors to Avoid the Latch-up Effect
    Huang Xiaozong
    Liu Zhiwei
    Fan, Liu
    Hui, Cheng
    Liou, J. J.
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [44] Unusual latch-up phenomenon and a novel solution without an additional cost
    Suzuki, Teruo
    Tomita, Mitsuhiro
    Tajima, Shogo
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [45] Latch-Up Prevention With Autodetector Circuit to Stop Latch-Up Occurrence in CMOS-Integrated Circuits
    Jiang, Zi-Hong
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (06) : 1785 - 1792
  • [46] Building in reliability with latch-up, ESD and hot carrier effects on 0.25 μm CMOS technology
    Leroux, C
    Salome, P
    Reimbold, C
    Blachier, D
    Guegan, G
    Bonis, M
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (10): : 1547 - 1552
  • [47] SEU and latch-up results on transputers
    Bezerra, F
    Velazco, R
    Assoum, A
    Benezech, D
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 893 - 898
  • [48] SEEING THROUGH THE LATCH-UP WINDOW
    COPPAGE, FN
    ALLEN, DJ
    DRESSENDORFER, PV
    OCHOA, A
    RAUCHFUSS, J
    WROBEL, TF
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (06) : 4122 - 4126
  • [49] PREVENTION OF LATCH-UP CURRENT.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (11): : 6717 - 6718
  • [50] A NEW MODEL FOR CMOS LATCH-UP
    WEI, L
    ELNOKALI, M
    SOLID-STATE ELECTRONICS, 1987, 30 (08) : 885 - 887