Using an SCR as ESD protection without latch-up danger

被引:38
|
作者
Notermans, G
Kuper, F
Luchies, JM
机构
[1] Philips Semiconductors, MOS4, FB-2, 6534 AE Nijmegen
来源
MICROELECTRONICS AND RELIABILITY | 1997年 / 37卷 / 10-11期
关键词
D O I
10.1016/S0026-2714(97)00086-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A properly designed Low-Voltage Triggering SCR has a four times better ESD performance than a conventional grounded-gate NMOST of the same width. But it does present a latch-up risk due to its low holding voltage. The holding voltage can be increased by using a larger anode-to-cathode spacing, but at very large spacings the ESD performance decreases. It is shown that a window in SCR anode-to-cathode spacing exists, for which the holding voltage is sufficiently large, while the excellent ESD protection properties are preserved. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:1457 / 1460
页数:4
相关论文
共 50 条
  • [21] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    Pan Hongwei
    Liu Siyang
    Sun Weifeng
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
  • [22] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    Journal of Semiconductors, 2013, (01) : 53 - 57
  • [23] ESD and latch-up characteristics of semiconductor device with thin epitaxial substrate
    Suzuki, T
    Sekino, S
    Ito, S
    Monma, H
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1998, : 199 - 207
  • [24] ESD and Latch-up Design Verification Challenges in Packaged Parts and Modules
    Khazhinsky, Michael
    Harb, Mohammed
    Meng, Kuo-Hsuan
    2024 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS, IPFA 2024, 2024,
  • [25] Application of transient interferometric mapping method for ESD and latch-up analysis
    Pogany, D.
    Bychikhin, S.
    Heer, M.
    Mamanee, W.
    Gornik, E.
    MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1592 - 1596
  • [26] ESD and latch-up characteristics of semiconductor device with thin epitaxial substrate
    Suzuki, T
    Sekino, S
    Ito, S
    Monma, H
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 1998, 1998, : 199 - 207
  • [27] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    Journal of Semiconductors, 2013, 34 (01) : 53 - 57
  • [28] Trends and challenges to ESD and latch-up designs for nanometer CMOS technologies
    Boselli, G
    Duvvury, C
    MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1406 - 1414
  • [29] Novel Staircase Wave ESD Testing Method for Accurate Latch-Up Evaluation
    Qi, Zhao
    Shi, Yonggang
    Qiao, Ming
    Zhao, Fei
    Zhang, Bo
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
  • [30] Latch-Up Immune Bi-Direction ESD Protection Clamp for Push-Pull RF Power Amplifier
    Jiang, Yibo
    Bi, Hui
    Zhao, Wei
    Shi, Chen
    Wang, Xiaolei
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (04) : 194 - 196