共 50 条
- [1] Using an SCR as ESD protection without latch-up danger [J]. MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1457 - 1460
- [2] Latch-up Free ESD Protection Design With SCR Structure in Advanced CMOS Technology [J]. 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
- [3] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity [J]. ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 131 - 132
- [4] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity [J]. 2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 629 - 630
- [7] A device level negative feedback in the emitter line of SCR-structures as a method to realize latch-up free ESD protection [J]. 41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 105 - 111
- [8] SCR-based ESD protection in nanorneter SOI technologies [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (07) : 1060 - 1068
- [9] SCR-based ESD protection for high bandwith DRAMs [J]. 2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 208 - 211
- [10] ESD protection Diode with Guard Ring Layout Optimized for Latch-up Immunity Enhancement in FinFET technology [J]. 2019 41ST ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2019,