Design of ESD Protection with SCR-based Structures for Latch-up Immunity

被引:0
|
作者
Jung, Jin Woo [1 ]
Lee, Byung Seok [1 ]
Choi, Yong Nam [1 ]
Han, Jung Woo [1 ]
Koo, Yong Seo [1 ]
机构
[1] Dankook Univ, Dept Elect & Elect Engn, Kyonggi Do, South Korea
关键词
ESD; Electrostatic Discharge; SCR; trigger voltage; holding voltage;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we proposed a novel SCR (Silicon Controlled Rectifier)-based ESD (Electrostatic Discharge) protection circuit for I/O and power clamp. HHVSCR (High Holding Voltage SCR) has a high holding voltage and low trigger voltage characteristics than conventional SCR. And advanced HHVSCR is proposed for high voltage application. These characteristics enable to have latch-up immunity under normal operating conditions as well as superior full chip ESD protection. Proposed ESD protection circuits are verified and compared by TCAD simulation. As a result of simulation, holding voltage increases with different design parameters. The holding voltage of HHVSCR changes from 3V to 4.83V. On the other hands, the holding voltage of Advanced HHVSCR changes from 4.61V to 8.75V. The trigger voltage of HHVSCR has about 8 similar to 9V whereas Advanced HHVSCR varies from 27.3V to 32.7V due to different breakdown occurrence.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Using an SCR as ESD protection without latch-up danger
    Notermans, G
    Kuper, F
    Luchies, JM
    [J]. MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1457 - 1460
  • [2] Latch-up Free ESD Protection Design With SCR Structure in Advanced CMOS Technology
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cheng
    [J]. 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [3] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    [J]. ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 131 - 132
  • [4] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    [J]. 2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 629 - 630
  • [5] LVTSCR structures for latch-up free ESD protection of BiCMOS RF circuits
    Vashchenko, V
    Concannon, A
    ter Beek, M
    Hopper, P
    [J]. MICROELECTRONICS RELIABILITY, 2003, 43 (01) : 61 - 69
  • [6] ESD robustness concern for SOI-LIGBTs with typical latch-up immunity structures
    Ye, Ran
    Liu, Siyang
    Sun, Weifeng
    Hou, Bo
    [J]. SOLID-STATE ELECTRONICS, 2017, 137 : 6 - 9
  • [7] A device level negative feedback in the emitter line of SCR-structures as a method to realize latch-up free ESD protection
    Concannon, A
    Vashchenko, VA
    ter Beek, M
    Hopper, P
    [J]. 41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 105 - 111
  • [8] SCR-based ESD protection in nanorneter SOI technologies
    Marichal, Olivier
    Wybo, Geert
    Van Camp, Benjamin
    Vanysacker, Pieter
    Keppens, Bart
    [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (07) : 1060 - 1068
  • [9] SCR-based ESD protection for high bandwith DRAMs
    Kang, Myounggon
    Song, Ki-Whan
    Chung, Hoeju
    Kim, Jinyoung
    Lee, Yeong-Taek
    Kim, Changhyun
    [J]. 2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 208 - 211
  • [10] ESD protection Diode with Guard Ring Layout Optimized for Latch-up Immunity Enhancement in FinFET technology
    Huang, Kai-Ping
    Peng, Po-Lin
    Chu, Li-Wei
    Chang, Yi-Feng
    Chang, Tzu-Heng
    Lee, Jam-Wem
    Chen, Kuo-Ji
    Song, Ming-Hsiang
    [J]. 2019 41ST ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2019,